Invention Grant
EP0847089B1 Method and device for suppressing parasitic effects in a junction-insulated integrated circuit
失效
装置和方法,用于抑制在集成电路中具有的pn绝缘区的寄生效应
- Patent Title: Method and device for suppressing parasitic effects in a junction-insulated integrated circuit
- Patent Title (中): 装置和方法,用于抑制在集成电路中具有的pn绝缘区的寄生效应
-
Application No.: EP96830614.2Application Date: 1996-12-09
-
Publication No.: EP0847089B1Publication Date: 2002-10-23
- Inventor: Ravanelli, Enrico Maria , Pozzoni, Massimo , Pedrazzini, Giorgio , Ricotti, Giulio
- Applicant: STMicroelectronics S.r.l.
- Applicant Address: Via C. Olivetti, 2 20041 Agrate Brianza (Milano) IT
- Assignee: STMicroelectronics S.r.l.
- Current Assignee: STMicroelectronics S.r.l.
- Current Assignee Address: Via C. Olivetti, 2 20041 Agrate Brianza (Milano) IT
- Agency: Maggioni, Claudio
- Main IPC: H01L27/088
- IPC: H01L27/088 ; H01L27/02
Public/Granted literature
- EP0847089A1 Method and device for suppressing parasitic effects in a junction-insulated integrated circuit Public/Granted day:1998-06-10
Information query
IPC分类: