III-V fins by aspect ratio trapping and self-aligned etch to remove rough epitaxy surface
Abstract:
A semiconductor device that includes a fin structure of a type III-V semiconductor material that is substantially free of defects, and has sidewalls that are substantially free of roughness caused by epitaxially growing the type III-V semiconductor material abutting a dielectric material. The semiconductor device further includes a gate structure present on a channel portion of the fin structure; and a source region and a drain region present on opposing sides of the gate structure.
Information query
Patent Agency Ranking
0/0