-
公开(公告)号:US10652147B2
公开(公告)日:2020-05-12
申请号:US15859301
申请日:2017-12-29
Applicant: Intel Corporation
Inventor: Srihari Makineni , Ravi Iyer , Dave Minturn , Sujoy Sen , Donald Newell , Li Zhao
IPC: H04L12/741 , H04L29/06 , H04L12/931
Abstract: In general, in one aspect, the disclosures describes a method that includes receiving multiple ingress Internet Protocol packets, each of the multiple ingress Internet Protocol packets having an Internet Protocol header and a Transmission Control Protocol segment having a Transmission Control Protocol header and a Transmission Control Protocol payload, where the multiple packets belonging to a same Transmission Control Protocol/Internet Protocol flow. The method also includes preparing an Internet Protocol packet having a single Internet Protocol header and a single Transmission Control Protocol segment having a single Transmission Control Protocol header and a single payload formed by a combination of the Transmission Control Protocol segment payloads of the multiple Internet Protocol packets. The method further includes generating a signal that causes receive processing of the Internet Protocol packet.
-
公开(公告)号:US20190354406A1
公开(公告)日:2019-11-21
申请号:US16524448
申请日:2019-07-29
Applicant: Intel Corporation
Inventor: Mrittika Ganguli , Neerav Parikh , Robert Sharp , Sujoy Sen
IPC: G06F9/50 , G06F9/455 , G06F15/173
Abstract: Technologies for remote direct memory access (RDMA) queue pair quality of service (QoS) management are disclosed. In the illustrative embodiment, several queue pairs associated with a virtual machine on a compute sled may be created in a network interface controller of the compute sled. A QoS parameter such as a class of service identifier or a weighting may be assigned to each queue pair such that each queue pair has a different available bandwidth. The compute sled may also predict future RDMA queue pair bandwidth usage and adjust RDMA queue pair bandwidth allocation based on the prediction.
-
93.
公开(公告)号:US20190278676A1
公开(公告)日:2019-09-12
申请号:US16424594
申请日:2019-05-29
Applicant: Intel Corporation
Inventor: Yi Zou , Arun Raghunath , Tushar Gohad , Anjaneya Reddy Chagam Reddy , Sujoy Sen
Abstract: Technologies for fast distributed storage recovery include a distributed storage system that includes multiple controller nodes and multiple target nodes. Each controller node is coupled to a corresponding target node via a storage fabric. Each target node stores replica data. The system identifies a failed node and a corresponding node that was coupled to the failed node. If the failed node is a controller node, the corresponding node is a target node. If the failed node is a target node, the corresponding node is a controller node. The system instantiates a replacement node, adds the replacement node to the system, and couples the replacement node to the corresponding node. The system may direct a backup target node to copy replica data to the replacement target node via the storage fabric. Other embodiments are described and claimed.
-
94.
公开(公告)号:US20190068444A1
公开(公告)日:2019-02-28
申请号:US15859363
申请日:2017-12-30
Applicant: Intel Corporation
Inventor: Joe Grecco , Sujoy Sen , Francesc Guim Bernat , Susanne M. Balle , Evan Custodio , Paul Dormitzer , Henry Mitchel
IPC: H04L12/24
Abstract: Technologies for providing efficient transfer of results from remote accelerator devices include a compute sled. The compute sled is to send a request to utilize an accelerator device on an accelerator sled. The request includes a data object to be processed by the accelerator device to increase the speed of execution of a workload associated with the data object. The compute sled is also to receive a modification map from the accelerator sled indicative of a modification to the data object. Further, the compute sled is to determine the modification to the data object based on the modification map and apply the modification to the data object in a memory device of the compute sled.
-
公开(公告)号:US20170048142A1
公开(公告)日:2017-02-16
申请号:US15339354
申请日:2016-10-31
Applicant: Intel Corporation
Inventor: Srihari Makineni , Ravi Iyer , Dave Minturn , Sujoy Sen , Donald Newell , Li Zhao
IPC: H04L12/741 , H04L29/06
CPC classification number: H04L45/74 , H04L49/20 , H04L69/16 , H04L69/161 , H04L69/166
Abstract: In general, in one aspect, the disclosures describes a method that includes receiving multiple ingress Internet Protocol packets, each of the multiple ingress Internet Protocol packets having an Internet Protocol header and a Transmission Control Protocol segment having a Transmission Control Protocol header and a Transmission Control Protocol payload, where the multiple packets belonging to a same Transmission Control Protocol/Internet Protocol flow. The method also includes preparing an Internet Protocol packet having a single Internet Protocol header and a single Transmission Control Protocol segment having a single Transmission Control Protocol header and a single payload formed by a combination of the Transmission Control Protocol segment payloads of the multiple Internet Protocol packets. The method further includes generating a signal that causes receive processing of the Internet Protocol packet.
Abstract translation: 一般来说,一方面,本公开内容描述了一种方法,其包括接收多个入口因特网协议分组,所述多个入口因特网协议分组中的每一个具有因特网协议报头和具有传输控制协议报头和传输控制的传输控制协议段 协议有效载荷,其中属于相同传输控制协议/因特网协议的多个分组流。 该方法还包括准备具有单个因特网协议报头的互联网协议分组和具有单个传输控制协议报头的单个传输控制协议段和由多个因特网协议分组的传输控制协议段有效载荷的组合形成的单个有效载荷 。 该方法还包括产生导致因特网协议分组的接收处理的信号。
-
公开(公告)号:US20150085873A1
公开(公告)日:2015-03-26
申请号:US14557020
申请日:2014-12-01
Applicant: Intel Corporation
Inventor: Linden Cornett , David B. Minturn , Sujoy Sen , Hemal V. Shah , Anshuman Thakur , Gary Tsao , Anil Vasudevan
IPC: H04L12/861 , H04L29/06
CPC classification number: H04L49/9042 , H04L47/50 , H04L49/90 , H04L69/16 , H04L69/161 , H04L69/163
Abstract: In one embodiment, a method is provided. The method of this embodiment provides storing a packet header at a set of at least one page of memory allocated to storing packet headers, and storing the packet header and a packet payload at a location not in the set of at least one page of memory allocated to storing packet headers.
-
-
-
-
-