中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

282 records (took 0.027 seconds)

    Integrated circuit with direct debugging architecture
    132.
    发明公开
    Integrated circuit with direct debugging architecture 审中-公开
    Integrierte Schaltung mit Direktfehlerbeseitigungsarchitektur

    公开(公告)号：EP1349071A1

    公开(公告)日：2003-10-01

    申请号：EP02290812.3

    申请日：2002-03-29

    Applicant: STMicroelectronics N.V.

    Inventor： Moerman, Erik

    IPC: G06F11/26 ,  G06F11/36

    CPC classification number: G06F11/3648 ,  G06F11/261

    Abstract: An integrated circuit comprising a main section/processor (1,2) and a subsection/subprocessor (10,18) for debugging the main section (1) is provided with hardware modules (11-15) coupled via a subbus (20) to said subprocessor (18) and coupled to different parts of said main section (1), for debugging more directly. The hardware modules comprise a shiftregister (14) coupled to a chain unit (4) and a clock controller (12) coupled to a clock generator (7) for scanning purposes, a scan controller (13) coupled to said chain unit (4) for selection scanning options, a breakpoint controller (11) coupled to said chain unit (4) for interrupting said scanning, and/or a programmable register (15) coupled to dedicated hardware (8) for tracing purposes. An access module (30) is coupled to an interface (19) for communication with the outside world and is further coupled to an access memory (16). A subprocessor memory (17) stores amendable/replacable software for controlling said subsection (10) and said debugging as well as a transmission of debugging results via said access module (30) to an external debugger (40).

    Abstract translation: 包括用于调试主部分（1）的主部分/处理器（1,2）和子部分/子处理器（10,18）的集成电路设置有经由子总线（20）耦合到 所述子处理器（18）并且耦合到所述主部分（1）的不同部分，用于更直接的调试。 硬件模块包括耦合到链单元（4）的移位寄存器（14）和耦合到用于扫描目的的时钟发生器（7）的时钟控制器（12），耦合到所述链单元（4）的扫描控制器（13） 对于选择扫描选项，耦合到所述链单元（4）用于中断所述扫描的断点控制器（11）和/或耦合到专用硬件（8）用于跟踪目的的可编程寄存器（15）。 访问模块（30）耦合到用于与外界通信的接口（19），并且进一步耦合到访问存储器（16）。 子处理器存储器（17）存储用于控制所述子部分（10）和所述调试的可修改/可替换软件以及经由所述访问模块（30）将调试结果传输到外部调试器（40）。

    Method and apparatus for cancelling radio frequency interference
    139.
    发明公开
    Method and apparatus for cancelling radio frequency interference 审中-公开
    Verfahren und Vorrichtung zurUnterdrückungvon Hochfrequenzinterferenzen

    公开(公告)号：EP1255359A1

    公开(公告)日：2002-11-06

    申请号：EP01110836.2

    申请日：2001-05-04

    Applicant: STMicroelectronics N.V.

    Inventor： Börjesson, Per Ola ,  Lundberg, Torvald ,  Ödling, Per

    IPC: H04B1/12 ,  H04L27/26 ,  H04B3/32

    CPC classification number: H04L27/2647 ,  H04B1/126 ,  H04B3/32 ,  H04L25/0274 ,  H04L25/10

    Abstract: A method and an apparatus for cancelling radio frequency interference in the analogue domain, in twisted pair connections when used for digital subscriber lines (DSL). When a disturbance signal couples onto the wire pair line as a common mode disturbance ( c ), the common mode disturbance is partially converted into a differential mode disturbance ( r ), and said differential mode disturbance interferes additively with said communication signal, resulting in a differential mode signal ( d ). The apparatus comprises means for sensing the common mode disturbance, means for converting the common mode disturbance into a reference signal (u), a modulator for applying a weight parameter ( w ) to the reference signal, and means for subtracting a differential mode cancellation signal, comprising the weighted reference signal, from the differential mode signal in order to obtain a minimised residual signal (ξ). Preferably the apparatus comprises a demodulator devised to sense the residual signal and create an adaptation vector ( q ) for adapting the weight parameter in order to minimise said residual signal.

    Abstract translation: 一种用于在用于数字用户线路（DSL）的双绞线连接中用于消除模拟域中的射频干扰的方法和装置。 当干扰信号作为共模干扰（c）耦合到线对线路时，共模干扰部分地转换为差模干扰（r），并且所述差模干扰与所述通信信号相加干扰，导致 差分模式信号（d）。 该装置包括用于感测共模干扰的装置，用于将共模干扰转换为参考信号（u）的装置，用于向参考信号施加权重参数（w）的调制器，以及用于减去差模信号 ，包括来自差分模式信号的加权参考信号，以便获得最小化的残余信号（xi）。 优选地，该装置包括解调器，其被设计为感测残差信号并创建用于调整权重参数的适应向量（q），以使所述残余信号最小化。

    PROCEDURE TO SUPPRESS NEAR-END CROSSTALK AT BIDIRECTIONAL COMMUNICATION IN A WIRE NETWORK
    140.
    发明授权
    PROCEDURE TO SUPPRESS NEAR-END CROSSTALK AT BIDIRECTIONAL COMMUNICATION IN A WIRE NETWORK 失效
    程序减少收盘谈论双向传输IN A线网

    公开(公告)号：EP0883944B1

    公开(公告)日：2002-10-16

    申请号：EP96924225.4

    申请日：1996-07-10

    Applicant: STMicroelectronics N.V.

    Inventor： ISAKSSON, Mikael

    IPC: H04L5/06

    CPC classification number: H04L5/023 ,  H04L5/143

    Abstract: The invention relates to a procedure to suppress near-end crosstalk at bidirectional broadband communication in wire network, where a cable with at least one pair of wires connects the telephone exchange side and the subscriber side. According to the invention orthogonal subcarriers are utilized in the two transmission directions, for instance by use of DMT line coding technology (Discrete Multitone). The transmission can be symmetric or asymmetric with different numbers of carriers in different transmission directions. The invention solves the problem of near-end crosstalk and echo in the system and increases the transmission capacity, especially at symmetric communication.

Patent Agency Ranking