公开(公告)号：CH619308A5

公开(公告)日：1980-09-15

申请号：CH518877

申请日：1977-04-26

Applicant: IBM

Inventor： BOURKE DONALL GARRAID ,  VERGARI LOUIS PETER

IPC: G06F13/10 ,  G06F13/34 ,  G06F9/46 ,  G06F3/00

Abstract: A data processing system with improved input/output (I/O) techniques is disclosed. The input/output control logic, or channel, of a central processing unit is connected to a plurality of peripheral input/output device control units, in parallel, by a plural line interface bus which includes bidirectional data transfer lines and bidirectional address transfer wires. The interface bus also includes unidirectional lines to and from peripheral device control units which synchronize operation of use of the bus. Several forms of I/O communications are shown to be controlled by the interface bus and include, direct processor controlled data transfer with simultaneous transmission of data and commands to peripheral devices, cycle steal data transfers permitting concurrent input/output operations and central processor program instruction execution, and peripheral device initiated interrupt requests to the central processor. A common polling mechanism for selecting one of a plurality of peripheral devices which may be requesting cycle steal use of the bus or interrupt handling use of the bus is disclosed. During cycle steal data transfers, peripheral device status information can be transferred over the interface bus to the central processor storage without the need for requesting interrupt handling from the central processor.

公开(公告)号：DE2719253A1

公开(公告)日：1977-11-10

申请号：DE2719253

申请日：1977-04-29

Applicant: IBM

Inventor： BOUKNECHT MAX ABBOTT ,  DAVIS MICHAEL IAN ,  VERGARI LOUIS PETER

IPC: G06F3/00 ,  G06F13/26 ,  G06F13/34 ,  G06F3/04 ,  G06F9/00

Abstract: A peripheral device control unit with improved input-output coupling logic circuits for use in a data processing system including a central computer unit, a memory unit, input-output control logic circuits and a line general coupling having a plurality of lines for interconnecting the units in parallel. (Machine-translation by Google Translate, not legally binding)