-
公开(公告)号:SE9402221L
公开(公告)日:1994-06-23
申请号:SE9402221
申请日:1994-06-23
Applicant: INTERDIGITAL TECH CORP
Inventor: CRITCHLOW DAVID N , AVIS GRAHAM M , EARLAM SANDRA J K , JOHNSON KARLE J , SMETANA BRUCE A , WESTLING GREGORY L
IPC: H04B7/26 , H03D3/00 , H03D7/16 , H03H17/06 , H03L7/095 , H04B1/38 , H04B1/50 , H04B7/005 , H04L27/152 , H04L27/18 , H04L27/22 , H04L27/233 , H04M1/00 , H04M1/253 , H04M1/725 , H04M11/06 , H04Q7/20 , H04Q7/38 , H04L27/01
Abstract: A subscriber unit for a wireless digital telephone system is disclosed. An equalizer for receiving I and Q samples is disclosed which is in the form. The I and Q samples are complex sample pairs provided at a frequency. The equalizer receives a training signal in the form of complex I and Q sample pairs. A training signal is affected by undesirable characteristics that might be present in the I and Q samples. A comparator compares the actual input training signal with the desired output to obtain a set of weighting coefficients for the equalizer to produce the desired output. A frequency correction circuit provides a corrected frequency signal for the frequency of the sample pairs from the weighting coefficients.
-
公开(公告)号:SE9402221D0
公开(公告)日:1994-06-23
申请号:SE9402221
申请日:1994-06-23
Applicant: INTERDIGITAL TECH CORP
Inventor: CRITCHLOW DAVID N , AVIS GRAHAM M , EARLAM SANDRA J K , JOHNSON KARLE J , SMETANA BRUCE A , WESTLING GREGORY L
IPC: H04B7/26 , H03D3/00 , H03D7/16 , H03H17/06 , H03L7/095 , H04B1/38 , H04B1/50 , H04B7/005 , H04L27/152 , H04L27/18 , H04L27/22 , H04L27/233 , H04M1/00 , H04M1/253 , H04M1/725 , H04M11/06 , H04Q7/20 , H04Q7/38
Abstract: A subscriber unit for a wireless digital telephone system is disclosed. An equalizer for receiving I and Q samples is disclosed which is in the form. The I and Q samples are complex sample pairs provided at a frequency. The equalizer receives a training signal in the form of complex I and Q sample pairs. A training signal is affected by undesirable characteristics that might be present in the I and Q samples. A comparator compares the actual input training signal with the desired output to obtain a set of weighting coefficients for the equalizer to produce the desired output. A frequency correction circuit provides a corrected frequency signal for the frequency of the sample pairs from the weighting coefficients.
-
公开(公告)号:SE528439C2
公开(公告)日:2006-11-14
申请号:SE0401973
申请日:2004-08-03
Applicant: INTERDIGITAL TECH CORP
Inventor: CRITCHLOW DAVID N , EARLAM SANDRA J K , SMETANA BRUCE A , AVIS GRAHAM M , JOHNSON KARLE J , WESTLING GREGORY L
-
公开(公告)号:SE527060C2
公开(公告)日:2005-12-13
申请号:SE0400130
申请日:2004-01-23
Applicant: INTERDIGITAL TECH CORP
Inventor: CRITCHLOW DAVID N , AVIS GRAHAM M , EARLAM SANDRA J K , JOHNSON KARLE J , SMETANA BRUCE A , WESTLING GREGORY L
-
公开(公告)号:SE526116C2
公开(公告)日:2005-07-05
申请号:SE0400592
申请日:2004-03-10
Applicant: INTERDIGITAL TECH CORP
-
公开(公告)号:DK175672B1
公开(公告)日:2005-01-10
申请号:DKPA199801517
申请日:1998-11-19
Applicant: INTERDIGITAL TECH CORP
Inventor: CRITCHLOW DAVID N , AVIS GRAHAM M , EARLAM SANDRA J K , SMETANA BRUCE A , WESTLING GREGORY L , JOHNSON KARLE J
Abstract: A base-band processor provides control of conversion of PCM signals at one bit rate to other bit rates. It converts received digital signals to voice signals and vice versa. It also provides echo cancellation where it uses dynamic memory to store received signals. PROM's store the echo cancellation program information as well as that for utilisation of the processor as a control processor. As a control processor it signals to the frequency synthesiser the frequency of operation for communication to the base station. The processor is directly coupled to a modem processor which is able to access the base band processor memory. This processor sends its signal at a predetermined sampling rate which are converted to analogue signals. The analogue signals are subjected to a cancellation process to reduce distortion. These signals are converted to an IF for addition to the synthesiser frequency to result in an HF signal for transmission.
-
公开(公告)号:DK175148B1
公开(公告)日:2004-06-14
申请号:DK178987
申请日:1987-04-08
Applicant: INTERDIGITAL TECH CORP
Inventor: JOHNSON KARLE J , CRITCHLOW DAVID N , AVIS GRAHAM M , EARTLAM SANDRA J K , WESTLING BRUCE L , WESTLING GREGORY L
IPC: H04B7/26 , H03D3/00 , H03D7/16 , H03H17/06 , H03L7/095 , H04B1/38 , H04B1/50 , H04B7/005 , H04L27/152 , H04L27/18 , H04L27/22 , H04L27/233 , H04M1/00 , H04M1/253 , H04M1/725 , H04M11/06 , H04Q7/20 , H04Q7/38 , H04J3/00
Abstract: A subscriber unit for a wireless digital telephone system is disclosed. An equalizer for receiving I and Q samples is disclosed which is in the form. The I and Q samples are complex sample pairs provided at a frequency. The equalizer receives a training signal in the form of complex I and Q sample pairs. A training signal is affected by undesirable characteristics that might be present in the I and Q samples. A comparator compares the actual input training signal with the desired output to obtain a set of weighting coefficients for the equalizer to produce the desired output. A frequency correction circuit provides a corrected frequency signal for the frequency of the sample pairs from the weighting coefficients.
-
公开(公告)号:SE9902040L
公开(公告)日:1999-06-03
申请号:SE9902040
申请日:1999-06-03
Applicant: INTERDIGITAL TECH CORP
Inventor: CRITCHCLOW DAVID N , AVIS GRAHAM M , EARLAM SANDRA J K , JOHNSON KARLE J , SMETANA BRUCE A , WESTLING GREGORY L
IPC: H04B7/26 , H03D3/00 , H03D7/16 , H03H17/06 , H03L7/095 , H04B1/38 , H04B1/50 , H04B7/005 , H04L27/152 , H04L27/18 , H04L27/22 , H04L27/233 , H04M1/00 , H04M1/253 , H04M1/725 , H04M11/06 , H04Q7/20 , H04Q7/38 , H04M1/03 , H04Q7/32
Abstract: A subscriber unit for a wireless digital telephone system is disclosed. An equalizer for receiving I and Q samples is disclosed which is in the form. The I and Q samples are complex sample pairs provided at a frequency. The equalizer receives a training signal in the form of complex I and Q sample pairs. A training signal is affected by undesirable characteristics that might be present in the I and Q samples. A comparator compares the actual input training signal with the desired output to obtain a set of weighting coefficients for the equalizer to produce the desired output. A frequency correction circuit provides a corrected frequency signal for the frequency of the sample pairs from the weighting coefficients.
-
公开(公告)号:NO175559B
公开(公告)日:1994-07-18
申请号:NO881468
申请日:1988-04-06
Inventor: AVIS GRAHAM M , COLLINS TERRANCE STEPHEN , SCHROEDER MARTIN KEITH , KIERNAN BRIAN GREGORY , MECHLING JONATHAN WILLIS , FLETCHER THOMAS E , AVIS WENDELINE R , SAFFEE GREGORY T , JOHNSON KARLE J
IPC: H04B7/00 , H04B7/26 , H04L12/56 , H04M20060101 , H04W24/00 , H04W28/06 , H04W72/04 , H04W74/04 , H04W84/08 , H04W84/14 , H04W88/08 , H04W92/02 , H04W92/12 , H04Q7/04
Abstract: The base station includes a communication circuit for enabling simultaneous communications between a number of ports and a number of the subscriber stations over a given communication channel having multiple sequentially repetitive time slots. An exchange is included to connect the communication circuit to the external communication network ports. A remote-connection process is coupled to the communication circuit by the exchange and by a base-station control channel occupying a selected one of the time slots for monitoring the status of the other time slots. The connection processor causes the communication circuit and the exchange to complete a connection between a given communication network port and a given subscriber station over a time slot assigned in response to the monitored status in accordance with a predetermined assignment routine.
-
公开(公告)号:AU1412788A
公开(公告)日:1989-02-16
申请号:AU1412788
申请日:1988-03-31
Applicant: INTERDIGITAL TECH CORP
Inventor: JOHNSON KARLE J , AVIS WENDELINE R , FLETCHER THOMAS E , MECHLING JONATHAN WILLIS , KIERNAN BRIAN GREGORY , SCHROEDER MARTIN KEITH , COLLINS TERRANCE STEPHEN , AVIS GRAHAM M
IPC: H04B7/00 , H04B7/26 , H04L12/56 , H04M20060101 , H04W24/00 , H04W28/06 , H04W72/04 , H04W74/04 , H04W84/08 , H04W84/14 , H04W88/08 , H04W92/02 , H04W92/12 , H04Q7/04 , H04B7/24 , H04Q11/04
Abstract: The base station includes a communication circuit for enabling simultaneous communications between a number of ports and a number of the subscriber stations over a given communication channel having multiple sequentially repetitive time slots. An exchange is included to connect the communication circuit to the external communication network ports. A remote-connection process is coupled to the communication circuit by the exchange and by a base-station control channel occupying a selected one of the time slots for monitoring the status of the other time slots. The connection processor causes the communication circuit and the exchange to complete a connection between a given communication network port and a given subscriber station over a time slot assigned in response to the monitored status in accordance with a predetermined assignment routine.
-
-
-
-
-
-
-
-
-