-
公开(公告)号：JPH10290188A
公开(公告)日：1998-10-27
申请号：JP3049698
申请日：1998-01-28
Applicant: INTERDIGITAL TECH CORP
Inventor： CRITCHLOW DAVID N , AVIS GRAHAM M , EARLAM SANDRA J K , JOHNSON KARLE J , SMETANA BRUCE A , WESTLING GREGORY L
IPC: H04B7/26 , H03D3/00 , H03D7/16 , H03H17/06 , H03L7/095 , H04B1/38 , H04B1/50 , H04B7/005 , H04L27/152 , H04L27/18 , H04L27/22 , H04L27/233 , H04M1/00 , H04M1/253 , H04M1/725 , H04M11/06 , H04Q7/20 , H04Q7/38
Abstract: PROBLEM TO BE SOLVED: To attain miniaturization and price-down and to improve performance by comparing the training signal of the time multiplexed I and Q sampled with a desired output and generating a frequency correct signal for synchronism error and frequency output error correction. SOLUTION: The input of the line 116 includes the time multiplexed I and Q samples in the form of two paired complex samples per the symbol, and is inputted to a MODEM processor 40 and demodulated. The demodulated I and Q samples are applied to an equalizer module and minimize the error energy of received data stream, the correction error energy of delayed data stream, the correction error energy of selected data stream and data stream energy from upside and downside adjacent channels. The training signal for this purpose is generated and impressed and a weight coefficient is provided and stored in an RAM 32 so that a high-stability equalizer composed of a little parts is provided.
-
公开(公告)号：SE528439C2
公开(公告)日：2006-11-14
申请号：SE0401973
申请日：2004-08-03
Applicant: INTERDIGITAL TECH CORP
Inventor： CRITCHLOW DAVID N , EARLAM SANDRA J K , SMETANA BRUCE A , AVIS GRAHAM M , JOHNSON KARLE J , WESTLING GREGORY L
-
公开(公告)号：SE527060C2
公开(公告)日：2005-12-13
申请号：SE0400130
申请日：2004-01-23
Applicant: INTERDIGITAL TECH CORP
Inventor： CRITCHLOW DAVID N , AVIS GRAHAM M , EARLAM SANDRA J K , JOHNSON KARLE J , SMETANA BRUCE A , WESTLING GREGORY L
-
公开(公告)号：DK175672B1
公开(公告)日：2005-01-10
申请号：DKPA199801517
申请日：1998-11-19
Applicant: INTERDIGITAL TECH CORP
Inventor： CRITCHLOW DAVID N , AVIS GRAHAM M , EARLAM SANDRA J K , SMETANA BRUCE A , WESTLING GREGORY L , JOHNSON KARLE J
Abstract: A base-band processor provides control of conversion of PCM signals at one bit rate to other bit rates. It converts received digital signals to voice signals and vice versa. It also provides echo cancellation where it uses dynamic memory to store received signals. PROM's store the echo cancellation program information as well as that for utilisation of the processor as a control processor. As a control processor it signals to the frequency synthesiser the frequency of operation for communication to the base station. The processor is directly coupled to a modem processor which is able to access the base band processor memory. This processor sends its signal at a predetermined sampling rate which are converted to analogue signals. The analogue signals are subjected to a cancellation process to reduce distortion. These signals are converted to an IF for addition to the synthesiser frequency to result in an HF signal for transmission.
-
公开(公告)号：SE0401973A
公开(公告)日：2004-08-03
申请号：SE0401973
申请日：2004-08-03
Applicant: INTERDIGITAL TECH CORP
Inventor： CRITCHLOW DAVID N , EARLAM SANDRA J K , SMETANA BRUCE A
IPC: H04B7/26 , H03D3/00 , H03D7/16 , H03H17/06 , H03L7/095 , H04B1/38 , H04B1/50 , H04B7/005 , H04L27/152 , H04L27/18 , H04L27/22 , H04L27/233 , H04M1/00 , H04M1/253 , H04M1/725 , H04M11/06 , H04Q7/20 , H04Q7/38 , H04L27/06 , H04M1/03 , H04Q7/32
CPC classification number: H04M1/72502 , H03D3/006 , H03D3/007 , H03D7/161 , H03D7/165 , H03D2200/005 , H03D2200/0052 , H03D2200/0058 , H03D2200/0062 , H03D2200/0082 , H03H17/0657 , H03L7/095 , H04B1/50 , H04L27/1525 , H04L27/2338
-
Patent Agency Ranking
公开(公告)号：DK175148B1
公开(公告)日：2004-06-14
申请号：DK178987
申请日：1987-04-08
Applicant: INTERDIGITAL TECH CORP
Inventor： JOHNSON KARLE J , CRITCHLOW DAVID N , AVIS GRAHAM M , EARTLAM SANDRA J K , WESTLING BRUCE L , WESTLING GREGORY L
IPC: H04B7/26 , H03D3/00 , H03D7/16 , H03H17/06 , H03L7/095 , H04B1/38 , H04B1/50 , H04B7/005 , H04L27/152 , H04L27/18 , H04L27/22 , H04L27/233 , H04M1/00 , H04M1/253 , H04M1/725 , H04M11/06 , H04Q7/20 , H04Q7/38 , H04J3/00
Abstract: A subscriber unit for a wireless digital telephone system is disclosed. An equalizer for receiving I and Q samples is disclosed which is in the form. The I and Q samples are complex sample pairs provided at a frequency. The equalizer receives a training signal in the form of complex I and Q sample pairs. A training signal is affected by undesirable characteristics that might be present in the I and Q samples. A comparator compares the actual input training signal with the desired output to obtain a set of weighting coefficients for the equalizer to produce the desired output. A frequency correction circuit provides a corrected frequency signal for the frequency of the sample pairs from the weighting coefficients.
-
公开(公告)号：DE3609394C2
公开(公告)日：1998-11-05
申请号：DE3609394
申请日：1986-03-20
Applicant: INTERDIGITAL TECH CORP
Inventor： PANETH ERIC , CRITCHLOW DAVID N , YEHUSHUA MOSHE
Abstract: A modulator for a modem, said modulator being adapted to convert a bit stream, wherein each given number of successive bits defines a symbol, into a phase modulated intermediate frequency (IF) signal, the symbols in the modulator section being phase modulated DPSK conversion. The phase modulated symbols are then digitally filtered to provide a filtered signal comprising time shared, digital in-phase and quadrature phase components that, when converted into an analog signal, provides a modulation signal of a frequency that is centered about a predetermined frequency and deviates therefrom in accordance with the value of the phase modulated symbol. The filtered signal, after being converted to an analog signal is then filtered and passed to a mixer for up conversion to an IF signal.
-
公开(公告)号：AU570152B1
公开(公告)日：1988-03-03
申请号：AU6429786
申请日：1986-10-21
Applicant: INTERDIGITAL TECH CORP
Inventor： CRITCHLOW DAVID N , AVIS GRAHAM M , EARLAM SANDRA J K , JOHNSON KARLE J , SMETANA BRUCE A , WESTLING GREGORY L
IPC: H04B7/26 , H03D3/00 , H03D7/16 , H03H17/06 , H03L7/095 , H04B1/38 , H04B1/50 , H04B7/005 , H04L27/152 , H04L27/18 , H04L27/22 , H04L27/233 , H04M1/00 , H04M1/253 , H04M1/725 , H04M11/06 , H04Q7/20 , H04Q7/38 , H03M7/36 , H03M1/08 , H04L5/22 , H03B21/02 , H03D7/00
Abstract: A subscriber unit for a wireless digital telephone system is disclosed. An equalizer for receiving I and Q samples is disclosed which is in the form. The I and Q samples are complex sample pairs provided at a frequency. The equalizer receives a training signal in the form of complex I and Q sample pairs. A training signal is affected by undesirable characteristics that might be present in the I and Q samples. A comparator compares the actual input training signal with the desired output to obtain a set of weighting coefficients for the equalizer to produce the desired output. A frequency correction circuit provides a corrected frequency signal for the frequency of the sample pairs from the weighting coefficients.
-
公开(公告)号：SE518848C2
公开(公告)日：2002-11-26
申请号：SE9402221
申请日：1994-06-23
Applicant: INTERDIGITAL TECH CORP
Inventor： CRITCHLOW DAVID N , AVIS GRAHAM M , EARLAM SANDRA J K , JOHNSON KARLE J , SMETANA BRUCE A , WESTLING GREGORY L
IPC: H04B7/26 , H03D3/00 , H03D7/16 , H03H17/06 , H03L7/095 , H04B1/38 , H04B1/50 , H04B7/005 , H04L27/152 , H04L27/18 , H04L27/22 , H04L27/233 , H04M1/00 , H04M1/253 , H04M1/725 , H04M11/06 , H04Q7/20 , H04Q7/38 , H04L27/01
Abstract: A subscriber unit for a wireless digital telephone system is disclosed. An equalizer for receiving I and Q samples is disclosed which is in the form. The I and Q samples are complex sample pairs provided at a frequency. The equalizer receives a training signal in the form of complex I and Q sample pairs. A training signal is affected by undesirable characteristics that might be present in the I and Q samples. A comparator compares the actual input training signal with the desired output to obtain a set of weighting coefficients for the equalizer to produce the desired output. A frequency correction circuit provides a corrected frequency signal for the frequency of the sample pairs from the weighting coefficients.
-
公开(公告)号：NO179929B
公开(公告)日：1996-09-30
申请号：NO854602
申请日：1985-11-18
Inventor： PANETH ERIC , CRITCHLOW DAVID N , YEHUSHUA MOSHE
Abstract: A modulator for a modem, said modulator being adapted to convert a bit stream, wherein each given number of successive bits defines a symbol, into a phase modulated intermediate frequency (IF) signal, the symbols in the modulator section being phase modulated DPSK conversion. The phase modulated symbols are then digitally filtered to provide a filtered signal comprising time shared, digital in-phase and quadrature phase components that, when converted into an analog signal, provides a modulation signal of a frequency that is centered about a predetermined frequency and deviates therefrom in accordance with the value of the phase modulated symbol. The filtered signal, after being converted to an analog signal is then filtered and passed to a mixer for up conversion to an IF signal.
-
-
-
-
-
-
-
-
-
Search Results
31
records
(took 0.023 seconds)
