-
公开(公告)号:US20220166846A1
公开(公告)日:2022-05-26
申请号:US17390658
申请日:2021-07-30
Applicant: Intel Corporation
Inventor: Ramanathan Sethuraman , Timothy Verrall , Ned M. Smith , Thomas Willhalm , Brinda Ganesh , Francesc Guim Bernat , Karthik Kumar , Evan Custodio , Suraj Prabhakaran , Ignacio Astilleros Diez , Nilesh K. Jain , Ravi Iyer , Andrew J. Herdrich , Alexander Vul , Patrick G. Kutch , Kevin Bohan , Trevor Cooper
IPC: H04L67/303 , H04L9/40 , H04L9/08 , H04L67/12
Abstract: Technologies for managing telemetry and sensor data on an edge networking platform are disclosed. According to one embodiment disclosed herein, a device monitors telemetry data associated with multiple services provided in the edge networking platform. The device identifies, for each of the services and as a function of the associated telemetry data, one or more service telemetry patterns. The device generates a profile including the identified service telemetry patterns.
-
公开(公告)号:US20220138025A1
公开(公告)日:2022-05-05
申请号:US17471927
申请日:2021-09-10
Applicant: Intel Corporation
Inventor: Evan Custodio , Susanne M. Balle , Francesc GUIM BERNAT , Slawomir Putyrski , Joe Grecco , Henry Mitchel
Abstract: Technologies for providing efficient reprovisioning in an accelerator device include an accelerator sled. The accelerator sled includes a memory and an accelerator device coupled to the memory. The accelerator device is to configure itself with a first bit stream to establish a first kernel, execute the first kernel to produce output data, write the output data to the memory, configure itself with a second bit stream to establish a second kernel, and execute the second kernel with the output data in the memory used as input data to the second kernel. Other embodiments are also described and claimed.
-
公开(公告)号:US11301415B2
公开(公告)日:2022-04-12
申请号:US15862249
申请日:2018-01-04
Applicant: Intel Corporation
Inventor: Evan Custodio
IPC: H03K19/17756 , G06F15/78 , H03K19/0175 , H03K19/17736 , G06F30/34
Abstract: Systems, methods, and devices for enhancing the flexibility of an integrated circuit device with partially reconfigurable regions are provided. For example, a discovery interface may determine and/or communicate a suitable logical protocol interface to control data transfer between regions on the integrated circuit device. The techniques provided herein result in more flexible partial reconfiguration options to enable greater compatibility between accelerator hosts and accelerator function units.
-
24.
公开(公告)号:US11243817B2
公开(公告)日:2022-02-08
申请号:US16369036
申请日:2019-03-29
Applicant: Intel Corporation
Inventor: Evan Custodio , Francesc Guim Bernat , Suraj Prabhakaran , Trevor Cooper , Ned M. Smith , Kshitij Doshi , Petar Torre
Abstract: Technologies for migrating data between edge accelerators hosted on different edge locations include a device hosted on a present edge location. The device includes one or more processors to: receive a workload from a requesting device, determine one or more accelerator devices hosted on the present edge location to perform the workload, and transmit the workload to the one or more accelerator devices to process the workload. The one or more processor is further to determine whether to perform data migration from the one or more accelerator devices to one or more different edge accelerator devices hosted on a different edge location, and send, in response to a determination to perform the data migration, a request to the one or more accelerator devices on the present edge location for transformed workload data to be processed by the one or more different edge accelerator devices.
-
公开(公告)号:US11218538B2
公开(公告)日:2022-01-04
申请号:US16234865
申请日:2018-12-28
Applicant: Intel Corporation
Inventor: Francesc Guim Bernat , Ned Smith , Evan Custodio , Suraj Prabhkaran , Ignacio Astilleros Diez
IPC: H04L12/927 , H04L29/08 , H04L12/24 , H04L12/14 , H04M15/00
Abstract: Technologies for determining a set of edge resources to offload a workload from a client compute device based on a brokering logic provided by a service provider include a device that includes circuitry that is in communication with edge resources. The circuitry is to receive a brokering logic from a service provider receive a request from a client compute device, wherein the request includes a function to be used to execute the request and one or more parameters associated with the client compute device, determine the one or more parameters, select, as a function of the one or more parameters and the brokering logic, a physical implementation to perform the function, wherein the physical implementation indicates a set of edge resources and a performance level for each edge resource of the set of edge resources, and perform, in response to a selection of the physical implementation, the request using the set of edge resources associated with the physical implementation.
-
公开(公告)号:US10970246B2
公开(公告)日:2021-04-06
申请号:US16402507
申请日:2019-05-03
Applicant: Intel Corporation
Inventor: Paul H. Dormitzer , Susanne M. Balle , Sujoy Sen , Evan Custodio
IPC: G06F15/16 , G06F15/173 , G06F13/42
Abstract: Technologies for network interface controllers (NICs) include a computing device having a NIC coupled to a root FPGA via an I/O link. The root FPGA is further coupled to multiple worker FPGAs by a serial link with each worker FPGA. The NIC may receive a remote direct memory access (RDMA) message from a remote host and send the RDMA message to the root FPGA via the I/O link. The root FPGA determines a target FPGA based on a memory address of the RDMA message. Each FPGA is associated with a part of a unified address space. If the target FPGA is a worker FPGA, the root FPGA sends the RDMA message to the worker FPGA via the corresponding serial link, and the worker FPGA processes the RDMA message. If the root FPGA is the target, the root FPGA may process the RDMA message. Other embodiments are described and claimed.
-
公开(公告)号:US20200348854A1
公开(公告)日:2020-11-05
申请号:US16398948
申请日:2019-04-30
Applicant: Intel Corporation
Inventor: Susanne M. Balle , Evan Custodio , Francesc Guim Bernat
IPC: G06F3/06
Abstract: Technologies for compressing communications for accelerator devices are disclosed. An accelerator device may include a communication abstraction logic units to manage communication with one or more remote accelerator devices. The communication abstraction logic unit may receive communication to and from a kernel on the accelerator device. The communication abstraction logic unit may compress and decompress the communication without instruction from the corresponding kernel. The communication abstraction logic unit may choose when and how to compress communications based on telemetry of the accelerator device and the remote accelerator device.
-
公开(公告)号:US10768842B2
公开(公告)日:2020-09-08
申请号:US15721825
申请日:2017-09-30
Applicant: Intel Corporation
Inventor: Henry Mitchel , Joe Grecco , Sujoy Sen , Francesc Guim Bernat , Susanne M. Balle , Evan Custodio , Paul Dormitzer
IPC: G06F3/06 , G06F16/174 , G06F21/57 , G06F21/73 , G06F8/65 , H04L12/24 , H04L29/08 , G06F11/30 , G06F9/50 , H03M7/30 , H03M7/40 , H04L12/26 , H04L12/813 , H04L12/851 , G06F11/07 , G06F11/34 , G06F7/06 , G06T9/00 , H03M7/42 , H04L12/28 , H04L12/46 , H04L29/12 , G06F13/16 , G06F21/62 , G06F21/76 , H03K19/173 , H04L9/08 , H04L12/933 , G06F9/38 , G06F9/48 , G06F12/02 , G06F12/06 , G06T1/20 , G06T1/60 , G06F9/54 , G06F8/656 , G06F8/658 , G06F8/654 , G06F9/4401 , H01R13/453 , H01R13/631 , H05K7/14 , H04L12/911 , G06F11/14 , H04L29/06 , G06F15/80
Abstract: Technologies for providing shared memory for accelerator sleds includes an accelerator sled to receive, with a memory controller, a memory access request from an accelerator device to access a region of memory. The request is to identify the region of memory with a logical address. Additionally, the accelerator sled is to determine from a map of logical addresses and associated physical address, the physical address associated with the region of memory. In addition, the accelerator sled is to route the memory access request to a memory device associated with the determined physical address.
-
29.
公开(公告)号:US20200004712A1
公开(公告)日:2020-01-02
申请号:US16236255
申请日:2018-12-28
Applicant: Intel Corporation
Inventor: Susanne M. Balle , Evan Custodio , Francesc Guim Bernat , Sujoy Sen , Slawomir Putyrski , Paul Dormitzer , Joseph Grecco
Abstract: Technologies for providing I/O channel abstraction for accelerator device kernels include an accelerator device comprising circuitry to obtain availability data indicative of an availability of one or more accelerator device kernels in a system, including one or more physical communication paths to each accelerator device kernel. The circuitry is also configured to determine whether to establish a logical communication path between a kernel of the present accelerator device and another accelerator device kernel and establish, in response to a determination to establish the logical communication path as a function of the obtained availability data, the logical communication path between the kernel of the present accelerator device and the other accelerator device kernel.
-
公开(公告)号:US20190281132A1
公开(公告)日:2019-09-12
申请号:US16415138
申请日:2019-05-17
Applicant: Intel Corporation
Inventor: Ramanathan Sethuraman , Timothy Verrall , Ned M. Smith , Thomas Willhalm , Brinda Ganesh , Francesc Guim Bernat , Karthik Kumar , Evan Custodio , Suraj Prabhakaran , Ignacio Astilleros Diez , Nilesh K. Jain , Ravi Iyer , Andrew J. Herdrich , Alexander Vul , Patrick G. Kutch , Kevin Bohan , Trevor Cooper
Abstract: Technologies for managing telemetry and sensor data on an edge networking platform are disclosed. According to one embodiment disclosed herein, a device monitors telemetry data associated with multiple services provided in the edge networking platform. The device identifies, for each of the services and as a function of the associated telemetry data, one or more service telemetry patterns. The device generates a profile including the identified service telemetry patterns.
-
-
-
-
-
-
-
-
-