TUNABLE INDUCTOR CIRCUIT
    31.
    发明申请
    TUNABLE INDUCTOR CIRCUIT 审中-公开
    电感电感电路

    公开(公告)号:WO2013086053A1

    公开(公告)日:2013-06-13

    申请号:PCT/US2012/068038

    申请日:2012-12-05

    Abstract: A tunable inductor circuit is disclosed. The tunable inductor circuit includes a first inductor. The tunable inductor circuit also includes a second inductor in parallel with the first inductor. The tunable inductor circuit also includes a switch coupled to the second inductor. A resistance of the switch is added in parallel to the first inductor based on operation of the switch.

    Abstract translation: 公开了一种可调电感器电路。 可调谐电感器电路包括第一电感器。 可调电感器电路还包括与第一电感器并联的第二电感器。 可调电感器电路还包括耦合到第二电感器的开关。 基于开关的操作,开关的电阻并联到第一电感器。

    DIVERSITY RECEIVER WITH SHARED LOCAL OSCILLATOR SIGNAL IN DIVERSITY MODE
    32.
    发明授权
    DIVERSITY RECEIVER WITH SHARED LOCAL OSCILLATOR SIGNAL IN DIVERSITY MODE 有权
    具有共享局部振荡器信号的多样性接收器在多样性模式下

    公开(公告)号:EP2936691B1

    公开(公告)日:2018-02-07

    申请号:EP13821595.9

    申请日:2013-12-20

    Abstract: A multi-mode receiver is disclosed that is reconfigurable to share a local oscillator signal in diversity mode to save power consumption. In an exemplary embodiment, an apparatus includes a primary receiver having a primary mixer configured to down-convert a primary signal and a secondary mixer configured to down-convert a secondary signal in carrier aggregation mode. The apparatus also includes a supplemental mixer that uses a shared primary local oscillator (LO) signal generated by a shared primary frequency synthesizer in diversity mode to reduce power consumption. The apparatus further includes a controller configured to disable the secondary mixer and to enable the supplemental mixer to down-convert the secondary signal when operating in the diversity mode.

    MIXER ARCHITECTURES
    33.
    发明公开
    MIXER ARCHITECTURES 审中-公开
    MISCHERARCHITECTUREN

    公开(公告)号:EP3116121A1

    公开(公告)日:2017-01-11

    申请号:EP16184401.4

    申请日:2009-10-30

    Abstract: Techniques for designing a single-balanced mixer coupled to a dummy portion with a dummy load to improve noise rejection. In an aspect, a single-ended signal (RF) from a stage preceding the mixer, e.g., a low-noise amplifier (LNA), is coupled to the input of the single-balanced mixer to be mixed with a local oscillator (LO) signal. A dummy portion replicating the topology of the single-balanced mixer is coupled to the single-balanced mixer to improve noise rejection, with the LO signal also provided to the dummy portion. The input of the dummy portion may be coupled, e.g., to a dummy load, which is designed to replicate the loading characteristics of the preceding stage, e.g., the LNA.

    Abstract translation: 用于设计耦合到具有虚拟负载的虚拟部分以改善噪声抑制的单平衡混频器的技术。 在一个方面,来自混频器之前的级(例如低噪声放大器(LNA))的单端信号(RF)耦合到单平衡混频器的输入端,以与本地振荡器(LO )信号。 将单平衡混频器的拓扑复制的虚拟部分耦合到单平衡混频器以改善噪声抑制,同时LO信号也提供给虚拟部分。 虚拟部分的输入可以例如耦合到虚拟负载,其被设计为复制前一级的负载特性,例如LNA。

    DUTY CYCLE ADJUSTMENT FOR A LOCAL OSCILLATOR SIGNAL
    35.
    发明公开
    DUTY CYCLE ADJUSTMENT FOR A LOCAL OSCILLATOR SIGNAL 有权
    本地振荡器信号的占空比调整

    公开(公告)号:EP2371064A1

    公开(公告)日:2011-10-05

    申请号:EP09760441.7

    申请日:2009-11-25

    CPC classification number: H03K5/1565 H03K3/017 H03L7/08

    Abstract: A local oscillator (LO) module comprises a local oscillator and a feedback circuit. The local oscillator, biased at a supply voltage, generates a local oscillator signal having a duty cycle. The feedback circuit makes an absolute adjustment of the duty cycle of the local oscillator signal in response to a difference between a first voltage signal, representing a voltage level of the local oscillator signal, and a second voltage signal, representing a voltage level of a portion of the supply voltage corresponding to a desired duty cycle for the local oscillator signal.

    Abstract translation: 本地振荡器(LO)模块包括本地振荡器和反馈电路。 偏置在电源电压的本地振荡器产生具有占空比的本地振荡器信号。 响应于表示本地振荡器信号的电压电平的第一电压信号与表示本地振荡器信号的电压电平的第二电压信号之间的差异,反馈电路对本地振荡器信号的占空比进行绝对调整 的电源电压对应于本地振荡器信号的期望占空比。

    MIXER ARCHITECTURES
    36.
    发明公开
    MIXER ARCHITECTURES 有权
    混合器架构

    公开(公告)号:EP2351208A2

    公开(公告)日:2011-08-03

    申请号:EP09749276.3

    申请日:2009-10-30

    CPC classification number: H03D7/1441 H03D7/1433 H03D7/1466 H03D2200/0043

    Abstract: Techniques for designing a single-balanced mixer coupled to a dummy portion with a dummy load to improve noise rejection. In an aspect, a single-ended signal (RF) from a stage preceding the mixer, e.g., a low-noise amplifier (LNA), is coupled to the input of the single-balanced mixer to be mixed with a local oscillator (LO) signal. A dummy portion replicating the topology of the single-balanced mixer is coupled to the single-balanced mixer to improve noise rejection, with the LO signal also provided to the dummy portion. The input of the dummy portion may be coupled, e.g., to a dummy load, which is designed to replicate the loading characteristics of the preceding stage, e.g., the LNA.

    Abstract translation: 用虚拟负载设计耦合到虚拟部分的单平衡混频器以改善噪声抑制的技术。 在一个方面,来自混频器之前的级(例如低噪声放大器(LNA))的单端信号(RF)耦合到单平衡混频器的输入端以与本地振荡器(LO )信号。 复制单平衡混频器的拓扑结构的虚拟部分耦合到单平衡混频器以改善噪声抑制,LO信号也提供给虚拟部分。 虚设部分的输入可以例如耦合到虚设负载,虚设负载被设计为复制前级的负载特性,例如LNA。

Patent Agency Ranking