中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

100 records (took 0.025 seconds)

    CORDLESS TELEPHONE SET
    45.
    发明专利
    CORDLESS TELEPHONE SET 失效

    公开(公告)号：JPS6226937A

    公开(公告)日：1987-02-04

    申请号：JP16610785

    申请日：1985-07-27

    Applicant: SONY CORP

    Inventor： HIGASHIYAMA MITSUO ,  KOMATSUBARA MICHIMASA ,  YAMAGATA MASATO

    IPC: H04B7/26 ,  H04M1/00 ,  H04M1/727

    Abstract: PURPOSE:To reset or revise surely and stably an identification code of a handset at reseting or revising the code by applying processing that the identification code is sent through a contact (terminal) and returned to a base unit through a correspondence channel for the confirmation. CONSTITUTION:In setting the handset 1 to the base unit 2 to charge a battery 172 of the handset 1, an identification code ID is revised or reset, but in this case, in sending a new identification code ID to the handset 1 from the base unit 2, it is returned from the handset 1 to the base unit 2 and checked, so as to prevent the error identification code ID from being set to the handset 1 due to error. Further, in this case, in sending the identification code ID from the base unit 2 to the handset 1, the code is sent through contacts 278, 178 and the code is returned from the handset 1 to the base unit 2 through the correspondence. Thus, the identification code ID is accessed surely and stably.

    PRIVACY TELEPHONE EQUIPMENT
    46.
    发明专利
    PRIVACY TELEPHONE EQUIPMENT 失效

    公开(公告)号：JPS6218143A

    公开(公告)日：1987-01-27

    申请号：JP15661885

    申请日：1985-07-16

    Applicant: SONY CORP

    Inventor： SATO TERUO ,  SUGITA TAKEHIRO ,  KOMATSUBARA MICHIMASA

    IPC: H04K1/00 ,  H04K1/02

    Abstract: PURPOSE:To improve S/N and to enhance the privacy effect by providing a cascade connection circuit comprising circuit blocks to the transmission and reception sides, and providing a peak limit circuit to the cascade connection circuit at the transmission side to increase the average modulation at the transmission. CONSTITUTION:An analog voice input signal is digitized after a LPF12 and fed to the cascade connection circuit comprising circuit blocks 21, 22.... The circuit has a digital filter characteristic and the required number of stages is set. Further, the delay quantity of each delay circuit and each coefficient value of each coefficient multiplier are set variably in response to a privacy call code data from a scramble control circuit 20. When an output signal exceeds a prescribed value, the signal is limited to the value by the peak limit circuit 40, goes to an analog signal and outputted to an output terminal 17, subject to modulation and sent in a radio wave. The analog signal demodulated by a receiver is subject to descrambling processing in the opposite relation to that at the transmission side by the reception side circuit of the similar constitution except the circuit 40 and a voice signal with high quality is extracted from an output terminal 67.

    MARKER SIGNAL DETECTION CIRCUIT
    48.
    发明专利
    MARKER SIGNAL DETECTION CIRCUIT 失效

    公开(公告)号：JPS6041830A

    公开(公告)日：1985-03-05

    申请号：JP15070483

    申请日：1983-08-18

    Applicant: SONY CORP

    Inventor： SUGITA TAKEHIRO ,  SAKAMOTO AKIRA ,  FUKAMI TAKESHI ,  KOMATSUBARA MICHIMASA

    IPC: H04K1/06 ,  H04L9/12

    Abstract: PURPOSE:To obtain a general-purpose marker signal detecting circuit by storing plural marker components inserted periodically in a specific information signal, and comparing the components with a preset bit pattern. CONSTITUTION:The marker signal (synchronizing signal) component inserted to the redundant part of a sound signal scrambled at the transmission side is extracted by an HPF12 and waveform-shaped by a comparator 13, then fed to a shift register circuit 14 comprising plural shift registers SR. A pulse pattern to be detected is set in comparators 15, 16 in advance and the pattern is compared with an output from a register circuit 14. The coincidence output from the comparator 15 is stored in registers 17, 18 and when the output is detected consecutively for 4 times, a marker detection output is obtained at an output of AND circuits 20, 21. The result is fed to a control circuit 5 of a sequence rearranging processing section 6 for scramble data.

    Marker signal detecting circuit
    50.
    发明专利
    Marker signal detecting circuit 失效
    标记信号检测电路

    公开(公告)号：JPS59117838A

    公开(公告)日：1984-07-07

    申请号：JP23225882

    申请日：1982-12-24

    Applicant: Sony Corp

    Inventor： KOMATSUBARA MICHIMASA ,  FUKAMI TAKESHI ,  SAKAMOTO AKIRA ,  SUGITA TAKEHIRO ,  MIYATA TOSHIYA

    IPC: H04K1/06 ,  H04L7/04 ,  H04L7/08

    CPC classification number: H04L7/042 ,  H04K1/06 ,  H04L7/08

    Abstract: PURPOSE: To improve the accuracy of detection of a marker signal by providing a window to a position where a marker signal is considered to be in existence for detecting the marker signal and tracking automatically the window after the detection.
    CONSTITUTION: A start signal ST is applied to a controller 5 from a terminal 12 and a vertical synchronizing signal VD of a video signal is applied from a terminal 13, and a signal SV having the period of 1 segment of a sound signal is generated in synchronizing with said signals. After a prescribed time from the point of time of generation of the signal SV, a window signal SW having a prescribed width is outputted for detection of a marker signal SM. When the signal SM is applied from a counter 20, the controller 5 closes the signal SW to an AND circuit 16 in synchronizing with the leading of the signal SM, generates a segment switching signal SG after a prescribed time and applies the signal to a signal processor 6. Basing on the signal SG, the processor 6 performs signal processing such as switching of each segment of the sound signal and the rearrangement of each segment.
    COPYRIGHT: (C)1984,JPO&Japio

    Abstract translation: 目的：通过在标记信号被认为存在的位置提供窗口来提高标记信号检测的准确度，以检测标记信号，并在检测后自动跟踪窗口。 构成：从端子12向控制器5施加起始信号ST，从端子13施加视频信号的垂直同步信号VD，并且在声音信号的1段的周期中生成信号SV 与所述信号同步。 从产生信号SV的时间起经过规定时间后，输出具有规定宽度的窗口信号SW，以检测标记信号SM。 当从计数器20施加信号SM时，控制器5将与信号SM的前导同步的AND电路16闭合信号SW，并在规定时间之后产生段切换信号SG，并将信号施加到信号 基于信号SG，处理器6执行信号处理，例如声音信号的每个段的切换和每个段的重新排列。

Patent Agency Ranking