-
公开(公告)号：KR101287692B1
公开(公告)日：2013-07-24
申请号：KR1020110069529
申请日：2011-07-13
Applicant: 삼성전기주식회사
IPC: H03K17/687 , H04B1/48
CPC classification number: H03K17/693 , H03K2217/0018
Abstract: 본 발명은 저항 공유 스위칭 회로에 관한 것으로, 제1입출력단과 제2입출력단 사이를 온/오프 시키는 제1스위칭소자; 제1입출력단과 제3입출력단 사이를 온/오프 시키는 제2스위칭소자; 상기 제1스위칭소자의 제어단자 및 제2스위칭소자의 제어단자에 각각 연결되는 신호전달부; 및 상기 신호전달부에 일단이 연결되며, 타단은 제어신호 입력단과 연결되는 저항;을 포함할 수 있다.
-
公开(公告)号：KR1020130052588A
公开(公告)日：2013-05-22
申请号：KR1020130044897
申请日：2013-04-23
IPC: H03K19/003 , H03K17/687
CPC classification number: H03K19/0016 , H03K17/6871 , H03K19/0013
Abstract: PURPOSE: An inverter is provided to miniaturize an electronic device and reduce power consumption of the electronic device. CONSTITUTION: A switching circuit(100) includes a driver(110) and a switch unit(120). The driver includes a power generation circuit(111), a buffer(112), and an inverter unit(113). The power generation circuit generates a power voltage which is supplied to the buffer by applying a control signal generated in a controller which is implemented by various chip sets. The buffer outputs a control signal which is the same as the inputted control signal. The inverter unit outputs an inverted control signal by inverting the inputted control signal. The inverter unit performs an inverting operation only by input of a control signal without a separate external power supply. [Reference numerals] (111) Power generation circuit; (112) Buffer unit; (113) Inverter unit; (120) Switch unit; (AA) Control unit
Abstract translation: 目的：提供电子设备小型化并降低电子设备功耗的逆变器。 构成：开关电路（100）包括驱动器（110）和开关单元（120）。 驱动器包括发电电路（111），缓冲器（112）和逆变器单元（113）。 发电电路通过应用由各种芯片组实现的控制器中产生的控制信号，生成提供给缓冲器的电源电压。 缓冲器输出与输入的控制信号相同的控制信号。 逆变器单元通过反相输入的控制信号输出反相控制信号。 逆变器单元仅通过输入控制信号进行反相操作，而不需要单独的外部电源。 （附图标记）（111）发电电路; （112）缓冲单元; （113）变频器单元; （120）开关单元; （AA）控制单元
-
公开(公告)号：KR1020120138279A
公开(公告)日：2012-12-26
申请号：KR1020110057625
申请日：2011-06-14
IPC: H03K19/003 , H03K17/687
CPC classification number: H03K19/0016 , H04B1/44
Abstract: PURPOSE: An inverter and a switching circuit including the same are provided to reduce size and power consumption of different electronic devices to which the inverter is applied by performing an inverting operation without a separate power supply. CONSTITUTION: A switching circuit(100) comprises a driver unit(110) and a switch unit(120). The driver unit includes a power generating device, a buffer unit(112), and an inverter unit(113). The control unit comprises all kinds of chipsets which generate a control signal. A power generation circuit generates a power supply voltage which is supplied to the buffer unit according to the control signal generated in the control unit. The switch unit comprises a plurality of IO(input and output) nodes, an antenna, and a switch. The switch unit connects or disconnects a specific IO node and the antenna. [Reference numerals] (111) Power generation circuit; (112) Buffer unit; (113) Inverter unit; (120) Switch unit; (AA) Control unit
Abstract translation: 目的：提供一种逆变器和包括该逆变器的开关电路，以通过在没有单独的电源的情况下执行反相操作来减小施加逆变器的不同电子设备的尺寸和功耗。 构成：切换电路（100）包括驱动器单元（110）和开关单元（120）。 驱动器单元包括发电装置，缓冲单元（112）和逆变器单元（113）。 控制单元包括产生控制信号的各种芯片组。 发电电路根据在控制单元中产生的控制信号产生供给到缓冲单元的电源电压。 开关单元包括多个IO（输入和输出）节点，天线和开关。 开关单元连接或断开特定的IO节点和天线。 （附图标记）（111）发电电路; （112）缓冲单元; （113）变频器单元; （120）开关单元; （AA）控制单元
-
公开(公告)号：KR101153524B1
公开(公告)日：2012-06-12
申请号：KR1020100009125
申请日：2010-02-01
IPC: H01H36/00
CPC classification number: H01L27/092 , H01L2924/0002 , H01P1/15 , H01L2924/00
Abstract: 본 발명은 표준 CMOS 공정에 따른 RF 스위치 및 스위치 컨트롤러의 N MOS FET 및 P MOS FET에 플로팅 저항을 연결한 경우 RF 스위치에 입력된 입력 신호가 스위치 컨트롤러에 전달되는 것을 제한하는 RF 스위치 회로에 관한 것으로, 하나의 칩 기판에 형성되어 RF 신호의 전달 경로를 변경하는 적어도 하나의 N MOS(Metal Oxide Semiconductor) 스위치를 구비하는 RF 스위치와, 상기 칩 기판에 형성되어 상기 RF 스위치의 경로 변경을 제어하는 적어도 하나의 N MOS 스위치 및 P MOS 스위치를 구비하는 스위치 컨트롤러와, 상기 칩 기판에 형성되어 상기 RF 스위치로부터 상기 스위치 컨트롤러에 전달되는 RF 신호의 레벨을 제한하는 딥(deep) N형 웰(well) 다이오드를 구비하는 리미터를 포함하며, 상기 RF 스위치의 N MOS 스위치는 플로팅(floating) 저항을 통해 해당하는 전원을 공급받고, 상 기 스위치 컨트롤러의 적어도 하나의 N MOS 스위치 및 P MOS 스위치는 플로팅 저항을 통해 해당하는 전원을 공급받는 RF 스위치 회로를 제공한다.
Abstract translation: 本发明涉及当浮动电阻器连接到标准CMOS工艺的N MOS FET和P MOS FET时用于限制输入到RF开关的输入信号到开关控制器的传输的RF开关电路， 中，在一个芯片上衬底上形成被形成在N MOS RF开关中的至少一个，并且具有用于至少改变所述RF信号的传输路径，以控制RF开关的路径变化的（金属氧化物半导体）开关芯片基板 一种开关控制器，具有一个N MOS开关和一个P MOS开关;一个深N型阱二极管，形成在芯片衬底上，用于限制从RF开关传送到开关控制器的RF信号的电平; 并且RF开关的N MOS开关通过浮动电阻器提供相应的功率， 基极开关控制器的N个MOS开关和P MOS开关中的至少一个提供了通过浮动电阻器接收相应电源的RF开关电路。
-
公开(公告)号：KR1020110089635A
公开(公告)日：2011-08-09
申请号：KR1020100009124
申请日：2010-02-01
IPC: H03K17/687 , H04B1/44
CPC classification number: H03K17/063 , H03K17/693 , H04B1/44
Abstract: PURPOSE: An RF switch controller is provided to reduce an insertion loss by supplying negative driving power to the gate and body of an RF switch when the RF switch is switched off. CONSTITUTION: An oscillator(110) provides a preset reference signal. A negative voltage generator(120) converts the reference signal from the oscillator into driving power and negative driving power. A decoder(130) decodes a control bit from the outside. A level shifter(140) supplies driving power to the gate of the RF switch when the RF switch is switched on.
Abstract translation: 目的：提供RF开关控制器，通过在RF开关关闭时向RF开关的门和主体提供负驱动电力来减少插入损耗。 构成：振荡器（110）提供预设的参考信号。 负电压发生器（120）将来自振荡器的参考信号转换为驱动功率和负驱动功率。 解码器（130）从外部解码控制位。 当RF开关接通时，电平移位器（140）向RF开关的栅极提供驱动电力。
-
Patent Agency Ranking
公开(公告)号：KR101053287B1
公开(公告)日：2011-08-01
申请号：KR1020080114307
申请日：2008-11-17
Abstract: 본 발명은 전력 증폭기에 관한 것으로, 입력신호의 전력을 증폭하여 출력단을 통해 출력하는 제1 MOS 트랜지스터를 포함하는 제1 증폭부; 기설정된 출력전력별 저항값을 포함하고, 상기 출력단의 출력전력을 검출하여, 검출된 출력전력에 해당되는 저항값으로의 제어를 수행하는 저항 제어부; 및 상기 제1 증폭부의 제1 MOS 트랜지스터의 백게이트와 접지 사이에 연결되고, 상기 저항 제어부의 제어에 따라 가변되는 저항을 제공하는 가변 저항부를 구비한다.
전력 증폭기, 캐스코드 증폭기, 선형성, 효율, 백게이트, 가변 저항Abstract translation: 功率放大器本发明涉及一种功率放大器，更具体地说，涉及一种功率放大器，包括：第一放大器，包括第一MOS晶体管，用于放大输入信号并通过输出端输出放大的功率; 电阻控制单元，其包括通过预定输出功率的电阻值，并且检测所述输出端子的输出功率，并且对与检测到的输出功率对应的电阻值进行控制; 并且在第一放大器的第一MOS晶体管的背栅极与地之间连接可变电阻器，并且在电阻器控制单元的控制下提供可变电阻。
-
公开(公告)号：KR1020110058546A
公开(公告)日：2011-06-01
申请号：KR1020090115373
申请日：2009-11-26
CPC classification number: H03H11/36 , H03F1/0288 , H03H7/18 , H03H7/38
Abstract: PURPOSE: An asymmetric power divider is provided to reduce a loss resulted from usage of passive elements by using active elements. CONSTITUTION: A power divider(60) supplies different power for a carrier amplifier and a peak amplifier connected in parallel. The first matching network(40) is connected between the power divider and the carrier amplifier in order to match the impedance of the carrier amplifier and the power divider. The second matching network(50) is connected between the power divider and the peak amplifier in order to match the impedance of the power divider and the peak amplifier. The power divider supplies more power for the peak amplifier than for the carrier amplifier.
Abstract translation: 目的：提供非对称功率分配器，以减少使用有源元件造成的无源元件造成的损耗。 构成：功率分配器（60）为载波放大器和并联的峰值放大器提供不同的功率。 第一匹配网络（40）连接在功率分配器和载波放大器之间，以便匹配载波放大器和功率分配器的阻抗。 第二匹配网络（50）连接在功率分配器和峰值放大器之间，以匹配功率分配器和峰值放大器的阻抗。 功率分配器为峰值放大器提供比载波放大器更多的功率。
-
公开(公告)号：KR1020090028286A
公开(公告)日：2009-03-18
申请号：KR1020070093770
申请日：2007-09-14
Applicant: 삼성전기주식회사
IPC: H03K5/153
CPC classification number: H03K5/12 , H03K5/159 , H04B1/7174
Abstract: An ultra wideband pulse signal generator is provided to easily vary waveform and bandwidth of a pulse signal by generating a pulse signal after delaying a transmitting data according to a clock signal without a use of a delay line. An ultra wideband pulse signal generator(100) comprises a signal generating part(110), an amplification part, and a coupling part(130). The signal generating part generates a plurality of pulse signals by successively delaying a transmitting data according to a predetermined clock signal(CLK). The amplification part amplifies a plurality of pulse signals according to a predetermined amplification rate. The coupling part couples a plurality of amplified pulse signals. The signal generating part includes a first ~ N delay device(111~11N). The first delay device outputs a first pulse signal by delaying the transmitting data according to the clock signal. The second delay device outputs a second pulse signal by delaying the first pulse signal according to the clock signal. The third ~ N delay device outputs a third ~ N pulse signal by delaying the second ~ N-1 pulse signal according to the clock signal.
Abstract translation: 提供了一种超宽带脉冲信号发生器，用于通过在不使用延迟线的情况下根据时钟信号延迟发送数据之后产生脉冲信号来容易地改变脉冲信号的波形和带宽。 超宽带脉冲信号发生器（100）包括信号产生部分（110），放大部分和耦合部分（130）。 信号产生部分通过根据预定的时钟信号（CLK）连续延迟发送数据来产生多个脉冲信号。 放大部分根据预定的放大率放大多个脉冲信号。 耦合部分耦合多个放大的脉冲信号。 信号产生部分包括第一〜N延迟装置（111〜11N）。 第一延迟装置通过根据时钟信号延迟发送数据来输出第一脉冲信号。 第二延迟装置通过根据时钟信号延迟第一脉冲信号来输出第二脉冲信号。 第三〜N延迟装置通过根据时钟信号延迟第二〜N-1个脉冲信号来输出第三〜N个脉冲信号。
-
公开(公告)号：KR1020090014795A
公开(公告)日：2009-02-11
申请号：KR1020070079036
申请日：2007-08-07
Applicant: 삼성전기주식회사
CPC classification number: H03H7/42 , H03H7/0153 , H03H2001/0085
Abstract: A balloon transformer reduces energy loss by increasing electromagnetic bonding strength between a first conductive pattern and a second conductive pattern. A balloon transformer(20) comprises a first conductive pattern(22), a second conductive pattern(23), a first variable capacitor(24) and a second variable capacitor(25). One end of the first conductive pattern is used as an input/output terminal of unbalanced signals. The second conductive pattern is electro-magnetically combined with the first conductive pattern. The both ends of the second conductive pattern are used as an input/output terminal of balanced-signals. The first variable capacitor is connected between a central part of the electrical length of the second conductive pattern and a ground. The second variable capacitor is connected to the other end of the first conductive pattern. The first conductive pattern and the second conductive pattern are formed in the same side of the dielectric substrate.
Abstract translation: 气球变压器通过增加第一导电图案和第二导电图案之间的电磁结合强度来减小能量损失。 气球变压器（20）包括第一导电图案（22），第二导电图案（23），第一可变电容器（24）和第二可变电容器（25）。 第一导电图案的一端用作不平衡信号的输入/输出端子。 第二导电图案与第一导电图案电磁组合。 第二导电图案的两端用作平衡信号的输入/输出端。 第一可变电容器连接在第二导电图案的电气长度的中心部分和地之间。 第二可变电容器连接到第一导电图案的另一端。 第一导电图案和第二导电图案形成在电介质基板的同一侧。
-
公开(公告)号：KR100862489B1
公开(公告)日：2008-10-08
申请号：KR1020070056853
申请日：2007-06-11
Applicant: 삼성전기주식회사
CPC classification number: H05B6/365 , H01F17/0013 , H01F2017/002 , H05K1/165 , H05K2201/09727
Abstract: A spiral inductor is provided to reduce a size in comparison with a conventional spiral inductor and to obtain high inductance and quality factor Q at the same area of the conventional spiral inductor. A spiral inductor includes a substrate(21) and a conductive pattern(22). The conductive pattern is formed on the substrate and includes first and second sections. The first section has an increasing line width and includes second and fourth lines(22-2,22-4). The second section has a decreasing line width and includes first and third lines(22-1,22-3). The first line is connected to an input terminal. The fourth line is connected to an output terminal.
Abstract translation: 提供螺旋电感器以减小与常规螺旋电感器相比的尺寸，并在常规螺旋电感器的相同区域获得高电感和品质因子Q。 螺旋电感器包括衬底（21）和导电图案（22）。 导电图案形成在基板上，并且包括第一和第二部分。 第一部分具有增加的线宽并且包括第二和第四线（22-2,22-4）。 第二部分具有减小的线宽并且包括第一和第三线（22-1,22-3）。 第一行连接到输入端。 第四行连接到输出端子。
-
-
-
-
-
-
-
-
-
Search Results
45
records
(took 0.024 seconds)
