첨두 전력 저감 회로 및 이를 포함하는 반도체 장치
    1.
    发明公开
    첨두 전력 저감 회로 및 이를 포함하는 반도체 장치 无效
    峰值功率降低电路和包括其的半导体器件

    公开(公告)号:KR1020130067857A

    公开(公告)日:2013-06-25

    申请号:KR1020110134853

    申请日:2011-12-14

    CPC classification number: G11C5/148 G11C7/22 H01L23/552

    Abstract: PURPOSE: A peak power reducing circuit and a semiconductor device including the same are provided to reduce the malfunction of a whole circuit by distributing signal transitions generated in one cycle. CONSTITUTION: Multiple subgroups(110) respectively includes a combination circuit and a sequential circuit. A signal generator(120) generates switching operation signals. The switching operation signals are respectively applied to the combination circuit and the sequential circuit. A distribution control circuit controls an operation sequence in one cycle. The distribution control circuit transmits the switching operation signals to the combination circuit and the sequential circuit. [Reference numerals] (100) Server; (110) Video card; (120) Image transmission unit; (20) Ethernet switch; (200) Image reception dedicated card; (40) Monitor; (50) External network

    Abstract translation: 目的:提供峰值功率降低电路和包括其的半导体器件,以通过分配在一个周期中产生的信号转换来减少整个电路的故障。 构成:多个子组(110)分别包括组合电路和时序电路。 信号发生器(120)产生开关操作信号。 开关操作信号分别施加到组合电路和顺序电路。 分配控制电路在一个周期内控制操作顺序。 分配控制电路将开关操作信号发送到组合电路和顺序电路。 (附图标记)(100)服务器; (110)视频卡; (120)图像传输单元; (20)以太网交换机; (200)图像接收专用卡; (40)监控; (50)外部网络

    비동기 회로 설계 기술을 이용한 첨두 전력 저감 장치 및 그 방법
    2.
    发明公开
    비동기 회로 설계 기술을 이용한 첨두 전력 저감 장치 및 그 방법 无效
    使用异步电路设计技术降低峰值功率的装置和方法

    公开(公告)号:KR1020130134618A

    公开(公告)日:2013-12-10

    申请号:KR1020120058247

    申请日:2012-05-31

    CPC classification number: G06F17/5072 G06F17/505 G06F2217/78

    Abstract: The present invention relates to an apparatus for reducing peak power using asynchronous circuit design technology comprising: a combinational circuit unit for dividing a combinational circuit into multiple partial circuits based on the depth of input and output; and an asynchronous control circuit unit for asynchronously setting switch operations of the partial circuits according to a temporal relation and controlling the combinational circuit so that the switch operations do not occur in different partial circuits in case the switch operation occurs in one partial circuit. [Reference numerals] (220) Asynchronous control circuit unit;(230,DD,EE,FF) Barrier gate circuit unit;(240,AA,BB,CC) Delay device unit;(250) Proximity circuit unit

    Abstract translation: 本发明涉及一种使用异步电路设计技术降低峰值功率的装置,包括:组合电路单元,用于基于输入和输出的深度将组合电路分为多个部分电路; 以及异步控制电路单元,用于根据时间关系异步地设置部分电路的切换操作,并且控制组合电路,使得在一个部分电路中发生开关操作的情况下,在不同的部分电路中不发生开关操作。 (220)异步控制电路单元;(230,DD,EE,FF)阻挡门电路单元;(240,AA,BB,CC)延迟设备单元;(250)接近电路单元

Patent Agency Ranking