ACOUSTIC LOCATION AND ENHANCEMENT
    1.
    发明公开
    ACOUSTIC LOCATION AND ENHANCEMENT 审中-公开
    声音位置和增强

    公开(公告)号:KR20070074501A

    公开(公告)日:2007-07-12

    申请号:KR20070002217

    申请日:2007-01-08

    Abstract: A method for indicating an acoustic location and a recording medium therefor, a method for receiving a sample from an acoustic source and a recording medium therefor, and an acoustic receiver are provided to determine the acoustic location by receiving a time stamped acoustic source sample. A method for indicating an acoustic location includes the steps of: sampling an acoustic source from a plurality of acoustic receiver(315); at the acoustic receiver, time-stamping each acoustic sample received in the plurality of acoustic receiver by using a system time(320); at each acoustic receiver, transmitting the time-stamped acoustic sample to a central controller(325); and at the central controller, determining the acoustic location in response to the receiving of the time stamped acoustic source sample from the plurality of receivers. Each acoustic receiver is synchronized with the system time by using a precision time protocol(330).

    Abstract translation: 一种用于指示声学位置的方法及其记录介质,提供了用于从声源及其记录介质接收样本的方法和声学接收器,以通过接收时间戳的声源样本来确定声学位置。 用于指示声学位置的方法包括以下步骤:从多个声学接收器(315)中对声源进行采样; 在声学接收机处,通过使用系统时间(320)对在多个声学接收机中接收的每个声学样本进行时间戳记; 在每个声学接收器处,将时间戳的声学样本传送到中央控制器(325); 并且在中央控制器处,响应于来自多个接收器的时间戳声源样本的接收来确定声学位置。 每个声学接收器通过使用精确时间协议(330)与系统时间同步。

    Circuit and method for trigger event in fraction of clock cycle
    2.
    发明专利
    Circuit and method for trigger event in fraction of clock cycle 审中-公开
    用于时钟周期触发事件的电路和方法

    公开(公告)号:JP2007159132A

    公开(公告)日:2007-06-21

    申请号:JP2006325604

    申请日:2006-12-01

    CPC classification number: G06F1/04 H03K5/135 H03K2005/00058 H03K2005/00241

    Abstract: PROBLEM TO BE SOLVED: To trigger an event in a fraction of a clock cycle.
    SOLUTION: A trigger circuit (200) can have two or more input circuits for outputting event signals. The event signals are received by one of two or more delay circuits (204) that trigger the event signal (118) at given phase of the clock cycle, by transferring the event signal from the first clock region to another clock region. By triggering event with phase division, the trigger circuit (200) can output the signal at a speed higher than the clock cycle.
    COPYRIGHT: (C)2007,JPO&INPIT

    Abstract translation: 要解决的问题:以几分之一时钟周期触发事件。 触发电路(200)可以具有用于输出事件信号的两个或多个输入电路。 事件信号由在时钟周期的给定阶段触发事件信号(118)的两个或更多个延迟电路(204)中的一个接收,通过将事件信号从第一时钟区域传送到另一时钟区域。 通过触发相位分配事件,触发电路(200)可以以比时钟周期高的速度输出信号。 版权所有(C)2007,JPO&INPIT

Patent Agency Ranking