2.
    发明专利
    未知

    公开(公告)号:SE7812490L

    公开(公告)日:1979-06-24

    申请号:SE7812490

    申请日:1978-12-05

    Applicant: BURROUGHS CORP

    Abstract: An In-Situ Test and Diagnostic Circuit and Method to monitor the integrity of external connections of a current mode logic integrated circuit chip (inputs and outputs) as well as the integrity of the logic function thereof. The circuit comprises three parts: an "Open" Input Detector to detect open connections or connections that are becoming open between one chip and another; an Output Short Detector to monitor shorts at any chip output; and a Signature Test and Diagnostic circuit to determine if the logic function of the chip itself is operational. All the foregoing circuit parts are formed as an integral part of each CML chip and connected to an output terminal called a Test and Diagnostic Pin.

    4.
    发明专利
    未知

    公开(公告)号:SE433671B

    公开(公告)日:1984-06-04

    申请号:SE7812490

    申请日:1978-12-05

    Applicant: BURROUGHS CORP

    Abstract: An In-Situ Test and Diagnostic Circuit and Method to monitor the integrity of external connections of a current mode logic integrated circuit chip (inputs and outputs) as well as the integrity of the logic function thereof. The circuit comprises three parts: an "Open" Input Detector to detect open connections or connections that are becoming open between one chip and another; an Output Short Detector to monitor shorts at any chip output; and a Signature Test and Diagnostic circuit to determine if the logic function of the chip itself is operational. All the foregoing circuit parts are formed as an integral part of each CML chip and connected to an output terminal called a Test and Diagnostic Pin.

Patent Agency Ranking