-
公开(公告)号：JP2001109490A
公开(公告)日：2001-04-20
申请号：JP2000265326
申请日：2000-09-01
Applicant: CSELT CENTRO STUDI LAB TELECOM
Inventor： FRASCA ALESSANDRA , MICCA GIORGIO , PALME ENRICO
Abstract: PROBLEM TO BE SOLVED: To provide a voice recognition device for language in a condition that an associated voice training material cannot substantially be obtained. SOLUTION: A first step 1 and 2 is to generate a multiple language voice recognition device 2 with respect to plural known languages based on an associated voice training material 1. Then, a recognition device 5 with respect to the given language is constituted by interpolation 3 from the multiple language recognition device 2. The recognition device 5 which is thus generated can substantially be improved based on the associated voice training material 4 collected by online during subsequent use.
-
2.发明专利
公开(公告)号：FR2423109A1
公开(公告)日：1979-11-09
申请号：FR7908305
申请日：1979-04-03
Inventor： BARBERIS GIULIO , GIULIO BARBERIS LIVIO LAMBARELLI ET GIORGIO MICCA , LAMBARELLI LIVIO , MICCA GIORGIO
Abstract: Dispositif d'acheminement de données pour un réseau de télécommunications à commutation par paquets. Il comprend essentiellement m mémoires de lecture-écriture M4 propres à stocker l'information sur les trajets vers les m noeuds du réseau; une mémoire fixe M6 propre à stocker trois instructions f, g, w relatives à la mise à jour des tables d'acheminement; un premier circuit logique LA, raccordé à la première mémoire M6 et propre à sélecter, l'une des instructions stockées dans la mémoire M6; une seconde mémoire essentiellement fixe, propre à stocker les n + 1 valeurs des dérivées estimées dans les files d'attente du noeud; un premier additionneur S4 propre à additionner, sur la base de l'information d'un comparateur C2, l'information provenant des m mémoires M4 à celle qui provient de la mémoire M4, et à envoyer le résultat au premier circuit logique LA.
-
公开(公告)号：CA2317231C
公开(公告)日：2008-01-22
申请号：CA2317231
申请日：2000-09-01
Applicant: CSELT CENTRO STUDI LAB TELECOM
Inventor： FRASCA ALESSANDRA , MICCA GIORGIO , PALME ENRICO
Abstract: A process for speech recognition. To implement a speech recognizer for a language in conditions of substantial unavailability of related speech training material the first step is, based on related speech training material, a multilingual speech recognizer for a plurality of known languages. The recognizer for such given language is then implemented by interpolation starting from the said multilingual recognizer. The recognizer generated in this fashion is susceptible of being subsequently refined based on related speech training material acquire d online during later use.
-
公开(公告)号：CA2317231A1
公开(公告)日：2001-03-02
申请号：CA2317231
申请日：2000-09-01
Applicant: CSELT CENTRO STUDI LAB TELECOM
Inventor： PALME ENRICO , FRASCA ALESSANDRA , MICCA GIORGIO
Abstract: A process for speech recognition. To implement a speech recognizer for a language in conditions of substantial unavailability of related speech training material the first step is, based on related speech training material, a multilingual speech recognizer for a plurality of known languages. The recognizer for such given language is then implemented by interpolation starting from the said multilingual recognizer. The recognizer generated in this fashion is susceptible of being subsequently refined based on related speech training material acquire d online during later use.
-
Patent Agency Ranking
公开(公告)号：IT7867782D0
公开(公告)日：1978-04-10
申请号：IT6778278
申请日：1978-04-10
Applicant: CSELT CENTRO STUDI LAB TELECOM
Inventor： LAMBARELLI GIULIO BARBERIS LIV , MICCA GIORGIO
Abstract: A node in a packet-switching data-transmission network has a processor distributing incoming messages or packets from a receiving buffer to transmitting buffers selected according to routing data established by an updating circuit which algebraically combines incremental delays with respective path delays to obtain total delays assigned to message transmission from the processor over respective transmitting buffers and associated outgoing transmission paths. The increment delays assigned to the respective buffers are calculated by a delay estimator utilizing data from the processor including packet-service times and arrival and departure times of the packets in the various buffers, the path delays assigned to routes extending from the respective transmitting buffers to a terminal node being communicated to the updating circuit via the processor from nodes connected downstream of the transmitting buffers.
-
公开(公告)号：FR2423109B1
公开(公告)日：1987-01-16
申请号：FR7908305
申请日：1979-04-03
Applicant: CSELT CENTRO STUDI LAB TELECOM
Inventor： BARBERIS GIULIO , LAMBARELLI LIVIO , MICCA GIORGIO
Abstract: A node in a packet-switching data-transmission network has a processor distributing incoming messages or packets from a receiving buffer to transmitting buffers selected according to routing data established by an updating circuit which algebraically combines incremental delays with respective path delays to obtain total delays assigned to message transmission from the processor over respective transmitting buffers and associated outgoing transmission paths. The increment delays assigned to the respective buffers are calculated by a delay estimator utilizing data from the processor including packet-service times and arrival and departure times of the packets in the various buffers, the path delays assigned to routes extending from the respective transmitting buffers to a terminal node being communicated to the updating circuit via the processor from nodes connected downstream of the transmitting buffers.
-
公开(公告)号：IT1108325B
公开(公告)日：1985-12-09
申请号：IT6778278
申请日：1978-04-10
Applicant: CSELT CENTRO STUDI LAB TELECOM
Inventor： BARBERIS GIULIO , LAMBARELLI LIVIO , MICCA GIORGIO
Abstract: A node in a packet-switching data-transmission network has a processor distributing incoming messages or packets from a receiving buffer to transmitting buffers selected according to routing data established by an updating circuit which algebraically combines incremental delays with respective path delays to obtain total delays assigned to message transmission from the processor over respective transmitting buffers and associated outgoing transmission paths. The increment delays assigned to the respective buffers are calculated by a delay estimator utilizing data from the processor including packet-service times and arrival and departure times of the packets in the various buffers, the path delays assigned to routes extending from the respective transmitting buffers to a terminal node being communicated to the updating circuit via the processor from nodes connected downstream of the transmitting buffers.
-
公开(公告)号：CA1134930A
公开(公告)日：1982-11-02
申请号：CA325009
申请日：1979-04-04
Applicant: CSELT CENTRO STUDI LAB TELECOM
Inventor： BARBERIS GIULIO , LAMBARELLI LIVIO , MICCA GIORGIO
Abstract: A routing method and device for a packet-switched communication network having m nodes controlled by a computer are disclosed, the method based on the inspection length of queues containing packets of data and on an estimate of the derivative of the packet flow with respect to the delay caused by the packets in the queues. The method and device herein are distinguished over known methods and devices by being less complex by estimating the incremental delay at each queue with formulae having a higher recursivity than existing formulae.
-
公开(公告)号：IT1310154B1
公开(公告)日：2002-02-11
申请号：ITTO990734
申请日：1999-09-02
Applicant: CSELT CENTRO STUDI LAB TELECOM
Inventor： FRASCA ALESSANDRA , MICCA GIORGIO , PALME ENRICO
-
-
-
-
-
-
-
-
Search Results
9
records
(took 0.025 seconds)
