公开(公告)号：US3059146A

公开(公告)日：1962-10-16

申请号：US9190461

申请日：1961-02-27

Applicant: IBM

Inventor： BOND GEORGE L

IPC: H03K3/013

CPC classification number: H03K3/013

公开(公告)号：DE3380370D1

公开(公告)日：1989-09-14

申请号：DE3380370

申请日：1983-03-25

Applicant: IBM

Inventor： BOND GEORGE L

IPC: G06F11/10 ,  G06F12/00 ,  G06F12/16 ,  G11C29/00 ,  G06F11/00

公开(公告)号：DE3379753D1

公开(公告)日：1989-06-01

申请号：DE3379753

申请日：1983-05-27

Applicant: IBM

Inventor： BOND GEORGE L ,  CARTMAN FRANK P ,  RYAN PHILIP M

IPC: G06F12/16 ,  G11C29/00 ,  G06F11/00

Abstract: A fault alignment exclusion method and apparatus is disclosed which operates to prevent the alignment of two or more defective bit storage locations at an address in a memory array. The disclosed memory comprises a plurality (n x m) of separate memory chips (71) arranged in a matrix of n rows and m columns. Each of the chips contains a large plurality (64K) of individually addressable bit locations. A plurality of data words, each containing m (72) bit positions are transferred from the memory array to a n' (16) word m (72) bit position buffer during a memory read operation. Steering logic (35) responsive to control signals (R5-R8) is disposed between the memory and the buffer which permits the n (32) chips in each column of the array to be effectively rearranged selectively within the respective columns so that the relationship of any given chip to a position of the 16 storage positions in a corresponding buffer column (20) may be selectively changed by the control signals applied to the steering logic. The control signals are developed based on defect data stored in an error map such that each memory address contains no more than one defective location. An additional control signal (R2) may be used to control an address permutation logic (40) for helping to achieve the same purpose.