-
公开(公告)号:CA1244556A
公开(公告)日:1988-11-08
申请号:CA500462
申请日:1986-01-27
Applicant: IBM
Inventor: BURRUS GILBERT S JR , COOPER RONALD J , MARR MICHAEL R , MARSICO MARIO A , PESCATORE JOHN C , SULLIVAN PAUL D
Abstract: MULTIPLE PORT COMMUNICATIONS ADAPTER APPARATUS A multi-port communications controller and variable protocol adapter is described. The adapter utilizes a user programmable pluggable programming cartridge for defining individual communications port data service characteristics. The port data service characteristics are interpreted by a microprocessor which manages the interchange from port to port and to or from memory or a host system. Direct memory access or interrupt driven memory access modes of operation are individually selectable for each individual in bound and out bound communications channel. The communications protocols employed at each port may be of any standard type with the microprocessor in the adapter making the appropriate conversion. Communication speeds can be automatically recognized and matched for each port also. An arbitration processor for both DMA and interrupt driven data transfer services is included as he heart of the communications adapter design to provide the capability of individualized control over each in bound and out bound channel's mode of data transfer service for the optimum mode of operation for each port and type of data service required.
-
公开(公告)号:CA1251572A
公开(公告)日:1989-03-21
申请号:CA505399
申请日:1986-03-27
Applicant: IBM
Inventor: BURRUS GILBERT S JR , COOPER RONALD J , MARR MICHAEL R , MARSICO MARIO A , PESCATORE JOHN C , SULLIVAN PAUL D
Abstract: MULTIPLE PORT SERVICE EXPANSION ADAPTER FOR A COMMUNICATIONS CONTROLLER Bus interconnection between the system busses of a multi-port communications controller and the busses of one or more multi-port adapters is facilitated with a new architecture for providing an interconnection controller. A programmably adjustable adapter and port interface controller is combined via a scannerless communications controller with a bus interconnection control logic that handles both DMA and interrupt mode data transfers for a large number of channels. The invention provides an improved means for transferring data to or from numerous communication channel devices within a processor based communications system in such a manner that the optimum mode of data transfer may be individually programmed for each channel as system environment conditions demand.
-
公开(公告)号:CA1243125A
公开(公告)日:1988-10-11
申请号:CA500463
申请日:1986-01-27
Applicant: IBM
Inventor: BURRUS GILBERT S JR , COOPER RONALD J , MARR MICHAEL R , PESCATORE JOHN C , MARSICO MARIO A
Abstract: MULTIPLE PORT INTEGRATED DMA AND INTERRUPT CONTROLLER AND ARBITRATOR Both DMA access and character interrupt driven access Modes of service are provided to multiple communication ports by an integrated arbitration DMA/interrupt controller utilizing its own resident randomly accessible memory. Pipelined logic control architecture for handling service mode adaptations for each individual port and for managing memory accesses to main system memory enables the use of the random access memory with its inherent time delays in a manner that virtually eliminates the effect of any time delay in overall memory access throughput.
-
-