公开(公告)号：CA2130064A1

公开(公告)日：1995-04-28

申请号：CA2130064

申请日：1994-08-12

Applicant: IBM

Inventor： CHERICHETTI CORY A ,  DINICOLA PAUL D ,  JOHNS CHARLES R ,  RAHIM OMAR M ,  RICE DAVID A ,  VAN NOSTRAND MARK

IPC: G06F13/38 ,  G06F5/06 ,  G06F5/10 ,  G06F5/12 ,  G06F9/46 ,  G06F13/28 ,  G06F13/20

Abstract: Data is transferred from a host system to a subsystem connected to the host by a system bus in an efficient manner using one or more virtual first in first out (FIFO) registers in host memory and a corresponding set of virtual FIFOs located in the subsystem memory. A transmission controller controls the transfer of data from the host FIFOs to the subsystem FIFOs while the subsystem processor reads and processes data from the subsystem FIFO. By accumulating data in the host FIFOs before transfer to the subsystem, overhead associated with starting and stopping data transfers over the system bus is substantially reduced.