-
公开(公告)号:GB2603447A
公开(公告)日:2022-08-03
申请号:GB202208451
申请日:2020-11-25
Applicant: IBM
Inventor: DEREK WILLIAMS , GUY GUTHRIE , HUGH SHEN , LUKE MURRAY
IPC: G06F12/0806
Abstract: A cache memory includes a data array, a directory of contents of the data array that specifies coherence state information, and snoop logic that processes operations snooped from a system fabric by reference to the data array and the directory. The snoop logic, responsive to snooping on the system fabric a request of a flush/clean memory access operation of one of a plurality of processor cores that specifies a target address, services the request and thereafter enters a referee mode. While in the referee mode, the snoop logic protects a memory block identified by the target address against conflicting memory access requests by the plurality of processor cores such that no other coherence participant is permitted to assume coherence ownership of the memory block.
-
公开(公告)号:GB2603447B
公开(公告)日:2022-11-16
申请号:GB202208451
申请日:2020-11-25
Applicant: IBM
Inventor: DEREK WILLIAMS , GUY GUTHRIE , HUGH SHEN , LUKE MURRAY
IPC: G06F12/0817
Abstract: A cache memory includes a data array, a directory of contents of the data array that specifies coherence state information, and snoop logic that processes operations snooped from a system fabric by reference to the data array and the directory. The snoop logic, responsive to snooping on the system fabric a request of a flush/clean memory access operation of one of a plurality of processor cores that specifies a target address, services the request and thereafter enters a referee mode. While in the referee mode, the snoop logic protects a memory block identified by the target address against conflicting memory access requests by the plurality of processor cores such that no other coherence participant is permitted to assume coherence ownership of the memory block.
-