公开(公告)号：DE60228731D1

公开(公告)日：2008-10-16

申请号：DE60228731

申请日：2002-07-11

Applicant: IBM

Inventor： NELSON ERIK A ,  PILO HAROLD

IPC: G11C11/413 ,  G11C29/00 ,  G11C29/06 ,  G11C29/28 ,  G11C29/34

Abstract: A method and structure for the invention includes an integrated memory structure having a built-in test portion. The integrated memory structure has memory cells, bitlines and wordlines connected to the memory cells, wordline decoders connected to a plurality of the wordlines, bitline restore devices connected to the bitlines for charging the bitlines during read and write operations, and a clock circuit connected to the wordlines. During a test mode the wordline decoders simultaneously select multiple wordlines that the bitline restore devices maintain in an active state and the clock circuit maintains th multiple wordlines and the bitline restore devices in an active state for a period in excess of a normal read cycle. The invention also includes transistors which are connected to the memory cells. The transistors include bitline contacts which are stressed during the test mode.

公开(公告)号：AT407429T

公开(公告)日：2008-09-15

申请号：AT02787139

申请日：2002-07-11

Applicant: IBM

Inventor： NELSON ERIK A ,  PILO HAROLD

IPC: G11C11/413 ,  G11C29/00 ,  G11C29/06 ,  G11C29/28 ,  G11C29/34

Abstract: A method and structure for the invention includes an integrated memory structure having a built-in test portion. The integrated memory structure has memory cells, bitlines and wordlines connected to the memory cells, wordline decoders connected to a plurality of the wordlines, bitline restore devices connected to the bitlines for charging the bitlines during read and write operations, and a clock circuit connected to the wordlines. During a test mode the wordline decoders simultaneously select multiple wordlines that the bitline restore devices maintain in an active state and the clock circuit maintains th multiple wordlines and the bitline restore devices in an active state for a period in excess of a normal read cycle. The invention also includes transistors which are connected to the memory cells. The transistors include bitline contacts which are stressed during the test mode.