公开(公告)号：SG70607A1

公开(公告)日：2000-02-22

申请号：SG1997003013

申请日：1997-08-21

Applicant: IBM

Inventor： ROGERS JIM LEWIS ,  TOMASHOT STEVEN WILLIAM

IPC: G11C11/407 ,  G06F12/08 ,  G11C11/401 ,  G11C11/409 ,  G06F12/02 ,  G06F9/00

Abstract: A cached synchronous dynamic random access memory (cached SDRAM) device having a multi-bank architecture and a programmable caching policy includes a synchronous dynamic random access memory (SDRAM) bank, a synchronous static randomly addressable row register, a select logic gating circuit, and mode register for programming of the cached SDRAM to operate in a Write Transfer mode corresponding to a Normal Operation mode of a standard SDRAM during a Write cycle, and to operate in a No Write Transfer mode according to an alternate operation mode during a Write cycle, thereby operating under a first and a second caching policy, respectively. The SDRAM includes a row decoder for selecting a row of data in a memory bank array, sense amplifiers for latching the row of data selected by the row decoder, and a synchronous column selector for selecting a desired column of the row of data. The row register stores a row of data latched by the sense amplifiers and the select logic gating circuit, disposed between the sense amplifiers and the row register, selectively gates the row of data present on the bit lines to the row register in accordance to particular synchronous memory operations being performed.