公开(公告)号：CA1102916A

公开(公告)日：1981-06-09

申请号：CA307330

申请日：1978-07-13

Applicant: IBM

Inventor： BECKENHAUER ROBERT L ,  SCHAEUBLE WERNER J

IPC: G06F11/10 ,  G11B20/12 ,  G11B20/14 ,  H03M5/12 ,  H03M7/14 ,  H03M7/40 ,  H04L7/00 ,  H04L25/49 ,  G11B27/00

Abstract: SYNC PATTERN ENCODING SYSTEM FOR RUN-LENGTH LIMITED CODES A system which employs a parallel to serial converter and a serial shift register encoder for encoding a multibyte sync pattern in a fixed rate variable word length run-length limited code wherein less than a single character of data is supplied to the encoder from the parallel to serial converter to encode the multibyte sync pattern. The system provides for feeding a first portion of the encoded sync pattern back to the encoder through a serial decoder which provides a serial bit stream that is identical to the initial pattern provided to the encoder. Suitable control circuitry is employed to control the phasing of the end of the initial bit stream and the beginning of the decoded bit stream fed back to the encoder. Once the feedback path is established, the total length of the encoded sync pattern is independent of the single character initially supplied to the encoder.

公开(公告)号：CA1119309A

公开(公告)日：1982-03-02

申请号：CA326061

申请日：1979-04-19

Applicant: IBM

Inventor： CARLTON JAMES E ,  SCHAEUBLE WERNER J

IPC: H03M9/00 ,  G06F3/06 ,  G06F13/00 ,  H04L29/00 ,  G06F5/04

Abstract: A control system for a serial data channel for a disk file is disclosed in which a microcontroller is used as the control means. The microcontroller has an input port and an output port, while the serial data channel has a data register. The connections of the data register to the input and output port and the parallel by bit input and output busses on which write data and read data is sent provides a plurality of different data transfer loops through the data register which can be selected under the control of the microcontroller. The arrangement permits functions to be achieved by the microcontroller that heretofore were performed by another device connected to the controller or by special hardware.

公开(公告)号：CA1117661A

公开(公告)日：1982-02-02

申请号：CA325875

申请日：1979-04-19

Applicant: IBM

Inventor： HODGES PAUL ,  SCHAEUBLE WERNER J ,  SHAFFER PAUL L

IPC: G06F11/10 ,  G06F12/16 ,  H03M13/00 ,  H03M13/13 ,  H03M13/27

Abstract: ERROR CORRECTING SYSTEM FOR SERIAL BY BYTE DATA A system is disclosed for generating a plurality of error correcting check ECC bytes from a block of data presented to the system in serial by byte form. The system employs a plurality of ECC channels which operate in parallel with the channel generating check bytes from interleaved subsets of the data block. One channel generates an ECC parity check byte for each interleaved subset while another channel generates an ECC locator check byte for each interleaved subset of data. The ECC locator check byte for each subset represents the parity or modulo 2 sum of bit positions which are selected systematically in accordance with a predefined m sequence which is unique to each channel that generates locator check bytes. Error patterns greater than the number of bits in one byte are correctable, as are error patterns which are less than the number of bits in one byte but extend across byte boundaries of two adjacent bytes in different subsets. SA978033