中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

12 records (took 0.017 seconds)

    10.
    发明专利
    未知

    公开(公告)号：DE1267001B

    公开(公告)日：1968-04-25

    申请号：DEJ0023799

    申请日：1963-05-30

    Applicant: IBM

    Inventor： KERSEY JAMES R ,  OETERS HAROLD RICHARD ,  TOMASULO ROBERT M ,  JUN FREDERICK M TRAPNELL

    IPC: G06F13/22 ,  H04L5/22 ,  H04L7/02 ,  H04L7/033

    Abstract: 1,029,940. Data transmission systems. INTERNATIONAL BUSINESS MACHINES CORPORATION. May 30, 1963 [May 31, 1962], No. 21584/63. Heading H4P. In an apparatus in which each received signal bit is sampled during a period short compared with the bit length, transition from one bit to another causes a cyclic timer to reset to zero. The timer, which provides the sampling instant and has a cycle time approximately equal to one bit-duration, is brought into synchronism with the received data each time there is a transition in the data. The basic embodiment, Fig. 1, is shown as a link between a line 1 and a processing unit at 2. Data may pass in either direction. When signals are to be received from the line 1 Receive terminal 11 is energized. AND gate 4 therefore gives an output which enables gate 5a or 5b, dependent on the state of the bit just received. A cyclic counter 10, having variable capacity, normally counts to ten during each bit. At count 6 gate 5a or 5b pulses to trigger binary store which passes a binary signal to the processor. If no data transition has been detected by the time count ten has been reached, counter 10 resets to one via OR gate 21 and AND gate 31. When a transition is detected by the arrangement of delay 24 and EXCL. OR gate 25 counter 10 is reset to one whatever the state of the counter. Thus, although the counter may not be in precise synchronism with the received data it is brought to synchronism at each data transition. During a stop bit which is 40% longer than an ordinary bit the counter cycles once and then counts to four before resetting to one. The processor passes bits to line 1 by way of units 26, 27a, 27b and 28- similar to corresponding units in the reverse direction. However, when an extended stop signal is to be sent terminal 29 is energized, inhibiting the resetting of counter 10 via gate 22. Hence the counter counts to fourteen before resetting so that the stop bit has the correct length. The invention is applied to system for interchange of data among a number of lines. The system is described in detail, and comprises a main frame which scans 15 high-speed lines connected to telegraph transmitter receivers. By means of a multiplexing unit each highspeed line may be served by up to 31 low-speed lines. Control words are allotted to each lowspeed line both in the multiplexer and in the main frame. When the control words coincide during scanning, data is transferred.

Patent Agency Ranking