-
公开(公告)号:DE10134215B4
公开(公告)日:2004-08-05
申请号:DE10134215
申请日:2001-07-13
Applicant: INFINEON TECHNOLOGIES AG
Inventor: ALTRICHTER HANS , MOTZ MARIO , DRAXELMAYR DIETER
IPC: G01R31/317 , G01R31/3187 , G01R31/28 , G01D18/00 , G01R35/02
Abstract: The invention provides a method for switching from a first operating condition of an integrated circuit to a second operating condition of the integrated circuit differing from the first operating condition. To that end, the output signal generated at a circuit output is externally overwritten. The inventive method or the inventive integrated circuit have the advantage that the switching from one operating condition into another operating condition of the integrated circuit can be implemented in a very simple way but with a high immunity to interference. The switching can be very easily initiated as needed because the only thing needed is the application of a voltage level-which is already available in the system-to an output of the integrated circuit. Furthermore, the selection of a circuit output assures that there is a high certainty that the switching condition will not accidentally occur because this is largely precluded by the standard and usually prescribed external interconnection of a circuit output.
-
公开(公告)号:DE10117384A1
公开(公告)日:2002-10-17
申请号:DE10117384
申请日:2001-04-06
Applicant: INFINEON TECHNOLOGIES AG
Inventor: MOTZ MARIO , ALTRICHTER HANS
Abstract: The device has at least one sensor unit (7,8) for converting a measured value into an electric signal. A memory (3) buffers the electric signal. An evaluation device evaluates the stored electrical signal. Power consumption by the sensor unit for conversion of the measured values is started under the control of a clock unit (4) or external request, and the consumption of power by the sensor unit is ended under the control of the clock unit, after the electric signal is stored in the memory.
-
公开(公告)号:DE10117382B4
公开(公告)日:2006-04-06
申请号:DE10117382
申请日:2001-04-06
Applicant: INFINEON TECHNOLOGIES AG
Inventor: MOTZ MARIO , ALTRICHTER HANS
Abstract: The circuit configuration converts an input signal into a binary output signal. The circuit has at least one comparator, at least one demodulation unit, and at least one clock unit. The demodulation unit has two or more capacitors and two or more switches controlled by the clock unit. The switches connect the capacitors of the demodulation unit to the comparator, and the comparator compares an input signal demodulated by the demodulation unit with a reference value and forms from that the binary output signal.
-
公开(公告)号:DE10117384B4
公开(公告)日:2004-10-07
申请号:DE10117384
申请日:2001-04-06
Applicant: INFINEON TECHNOLOGIES AG
Inventor: MOTZ MARIO , ALTRICHTER HANS
-
公开(公告)号:DE10112283A1
公开(公告)日:2002-10-02
申请号:DE10112283
申请日:2001-03-14
Applicant: INFINEON TECHNOLOGIES AG
Inventor: ALTRICHTER HANS , MOTZ MARIO , DRAXELMAYR DIETER
Abstract: The circuit has at least one switch (T1,T2) supplied with a clock signal (Ph1,Ph2) and at least one output transistor (P) connected to the switch and circuit output and supplied with a second clock signal (Ph1,Ph2) or supply voltage. The first output transistor connection is connected to its substrate connection and a control switch (N) is provided that is connected to a reference potential, a third clock signal (Ph3) and the output transistor.
-
公开(公告)号:DE10117383B4
公开(公告)日:2012-02-16
申请号:DE10117383
申请日:2001-04-06
Applicant: INFINEON TECHNOLOGIES AG
Inventor: ALTRICHTER HANS , MOTZ MARIO
Abstract: Schaltungsanordnung (1) zur Umwandlung eines Eingangssignals in ein binäres Ausgangssignal mit zumindest einem Komparator (2), zumindest einer Referenzwerteinheit (3), zumindest einer Logikeinheit (4) und zumindest einer Takteinheit (5), wobei die Referenzwerteinheit (3) gesteuert durch die Takteinheit (5) dem Komparator (2) zumindest zwei Referenzwerte unabhängig von dem Zustand der Logikeinheit (4) bereitstellt, der Komparator (2) das Eingangssignal mit den Referenzwerten vergleicht und die Logikeinheit (4) gesteuert durch die Takteinheit (5) die Ergebnisse der Vergleiche zwischen dem Eingangssignal und den Referenzwerten zu dem binären Ausgangssignal verarbeitet, wobei die Logikeinheit (4) die Ergebnisse der Vergleiche zwischen dem Eingangssignal und den Referenzwerten unter Berücksichtigung des bisherigen Ausgangssignals zu dem binären Ausgangssignal verarbeitet.
-
公开(公告)号:DE10134215A1
公开(公告)日:2003-01-30
申请号:DE10134215
申请日:2001-07-13
Applicant: INFINEON TECHNOLOGIES AG
Inventor: ALTRICHTER HANS , MOTZ MARIO , DRAXELMAYR DIETER
IPC: G01R31/317 , G01R31/3187 , G01R31/28
Abstract: The invention provides a method for switching from a first operating condition of an integrated circuit to a second operating condition of the integrated circuit differing from the first operating condition. To that end, the output signal generated at a circuit output is externally overwritten. The inventive method or the inventive integrated circuit have the advantage that the switching from one operating condition into another operating condition of the integrated circuit can be implemented in a very simple way but with a high immunity to interference. The switching can be very easily initiated as needed because the only thing needed is the application of a voltage level-which is already available in the system-to an output of the integrated circuit. Furthermore, the selection of a circuit output assures that there is a high certainty that the switching condition will not accidentally occur because this is largely precluded by the standard and usually prescribed external interconnection of a circuit output.
-
公开(公告)号:DE10117382A1
公开(公告)日:2002-10-17
申请号:DE10117382
申请日:2001-04-06
Applicant: INFINEON TECHNOLOGIES AG
Inventor: MOTZ MARIO , ALTRICHTER HANS
Abstract: The circuit configuration converts an input signal into a binary output signal. The circuit has at least one comparator, at least one demodulation unit, and at least one clock unit. The demodulation unit has two or more capacitors and two or more switches controlled by the clock unit. The switches connect the capacitors of the demodulation unit to the comparator, and the comparator compares an input signal demodulated by the demodulation unit with a reference value and forms from that the binary output signal.
-
公开(公告)号:DE10117383A1
公开(公告)日:2002-10-17
申请号:DE10117383
申请日:2001-04-06
Applicant: INFINEON TECHNOLOGIES AG
Inventor: ALTRICHTER HANS , MOTZ MARIO
Abstract: The signal conversion circuit (1) has at least one comparator (2), a reference value device (3), a logic unit (4) and a clock unit (5), controlling the reference value device, for providing at least 2 reference values for the comparator and controlling the logic unit, for allowing the result of the comparison between the input signal and the reference value to be processed for providing the binary output signal.
-
-
-
-
-
-
-
-