公开(公告)号：DE60030467D1

公开(公告)日：2006-10-12

申请号：DE60030467

申请日：2000-11-02

Applicant: INFINEON TECHNOLOGIES CORP ,  IBM

Inventor： REITH M ,  HSU LOUIS ,  HAFFNER HENNING ,  LEHMANN GUNTHER

IPC: G06F17/50 ,  H01L21/00 ,  H01L21/02 ,  H01L21/82 ,  H01L21/822 ,  H01L21/8242 ,  H01L27/04 ,  H01L27/108

Abstract: A method to optimize the size and filling of decoupling capacitors for very large scale integrated circuits (VLSI) using existing lithographic fillers. The method combines the automatic or manual generation of lithographic fill patterns with the forming of the capacitors. According to the method, when the chip layout is about to be finished, all remaining empty space on the chip gets identified by a layout tool. Then, the closest power-supply nets get extracted. All power supplies and their combinations are sorted in a connection table which determines the appropriate types of capacitances once the power-supply nets closest to the empty spaces extracted from the layout. The empty spaces are then assigned appropriate decoupling capacitances. Decoupling capacitors generated by the method are suitable for VLSI power supplies for noise reduction.

公开(公告)号：DE60030467T2

公开(公告)日：2007-05-03

申请号：DE60030467

申请日：2000-11-02

Applicant: INFINEON TECHNOLOGIES CORP ,  IBM

Inventor： REITH M ,  HSU LOUIS ,  HAFFNER HENNING ,  LEHMANN GUNTHER

IPC: G06F17/50 ,  H01L21/00 ,  H01L21/02 ,  H01L21/82 ,  H01L21/822 ,  H01L21/8242 ,  H01L27/04 ,  H01L27/108

Abstract: A method to optimize the size and filling of decoupling capacitors for very large scale integrated circuits (VLSI) using existing lithographic fillers. The method combines the automatic or manual generation of lithographic fill patterns with the forming of the capacitors. According to the method, when the chip layout is about to be finished, all remaining empty space on the chip gets identified by a layout tool. Then, the closest power-supply nets get extracted. All power supplies and their combinations are sorted in a connection table which determines the appropriate types of capacitances once the power-supply nets closest to the empty spaces extracted from the layout. The empty spaces are then assigned appropriate decoupling capacitances. Decoupling capacitors generated by the method are suitable for VLSI power supplies for noise reduction.