A sigma-delta analog-to-digital converter (ADC) which has an integral calibration system comprising calibration digital-to-analog converters (DACs).

    公开(公告)号:GB2453255A

    公开(公告)日:2009-04-01

    申请号:GB0817723

    申请日:2008-09-26

    Applicant: INTEL CORP

    Abstract: A method and apparatus for calibrating a sigma-delta analogue-to-digital converter (ADC) which comprises an n-bit feedback digital-to-analogue converter as part of its feedback loop, the digital-to-analogue converter (DAC) having a plurality of cells and including at least one calibration digital-to-analogue converter. The calibration DAC may comprise a single global calibration digital-to-analogue converter associated with a plurality of cells. The apparatus may further comprise a state machine which receives a portion of the digital output of the ADC in accordance with a sequence of values measured during a calibration process. The sequence of values may be associated with a cell of the feedback converter.

Patent Agency Ranking