-
公开(公告)号:US20250067925A1
公开(公告)日:2025-02-27
申请号:US18236216
申请日:2023-08-21
Applicant: Intel Corporation
Inventor: Chia-Pin CHIU , Kaveh HOSSEINI
Abstract: Embodiments herein relate to systems, apparatuses, techniques or processes for packages that include a glass substrate, with one or more photonic integrated circuits embedded into cavities within the glass substrate. Dies may be on the glass substrate and electrically coupled with the embedded photonic integrated circuits. Photonic wire bonds may optically couple the embedded photonic integrated circuits with one or more optical waveguides that are within the glass substrate. Other embodiments may be described and/or claimed.
-
2.
公开(公告)号:US20230314850A1
公开(公告)日:2023-10-05
申请号:US17710716
申请日:2022-03-31
Applicant: Intel Corporation
Inventor: Chia-Pin CHIU , Kaveh HOSSEINI , Omkar KARHADE , Tim Tri HOANG
CPC classification number: G02F1/0147 , G02B6/29395 , G02F2203/15 , G02B6/2934
Abstract: Embodiments disclosed herein include an on-cavity photonic integrated circuit (OCPIC). In an embodiment, the OCPIC comprises a laser transmitter, that comprises a row with four bumps, and a micro-ring resonator (MRR) in the row between a first bump and a second bump of the four bumps. In an embodiment, a cavity is below the MRR, where a diameter of the cavity is substantially equal to a spacing between the first bump and the second bump.
-
公开(公告)号:US20220291462A1
公开(公告)日:2022-09-15
申请号:US17199335
申请日:2021-03-11
Applicant: Intel Corporation
Inventor: Divya PRATAP , Xiaoqian LI , Chia-Pin CHIU
IPC: G02B6/42
Abstract: Embodiments disclosed herein include photonics systems and packages. In an embodiment, a photonics package comprises a package substrate and a photonics die overhanging an edge of the package substrate. In an embodiment, the photonics die comprises a v-groove for receiving an optical fiber. In an embodiment, the photonics package further comprises an integrated heat spreader (IHS) over the photonics die. In an embodiment, the IHS comprises a foot, and a hole through the foot is aligned with the v-groove.
-
公开(公告)号:US20180145031A1
公开(公告)日:2018-05-24
申请号:US15876080
申请日:2018-01-19
Applicant: Intel Corporation
Inventor: Henning BRAUNISCH , Chia-Pin CHIU , Aleksandar ALEKSOV , Hinmeng AU , Stefanie M. LOTZ , Johanna M. SWAN , Sujit SHARAN
IPC: H01L23/538 , H01L23/13 , H01L23/00 , H01L25/065 , H01L21/683
Abstract: A multi-chip package includes a substrate (110) having a first side (111), an opposing second side (112), and a third side (213) that extends from the first side to the second side, a first die (120) attached to the first side of the substrate and a second die (130) attached to the first side of the substrate, and a bridge (140) adjacent to the third side of the substrate and attached to the first die and to the second die. No portion of the substrate is underneath the bridge. The bridge creates a connection between the first die and the second die. Alternatively, the bridge may be disposed in a cavity (615, 915) in the substrate or between the substrate and a die layer (750). The bridge may constitute an active die and may be attached to the substrate using wirebonds (241, 841, 1141, 1541).
-
公开(公告)号:US20230420396A1
公开(公告)日:2023-12-28
申请号:US18253954
申请日:2020-12-23
Applicant: Intel Corporation
Inventor: Tolga ACIKALIN , Arnaud AMADJIKPE , Brent R. CARLTON , Chia-Pin CHIU , Timothy F. COX , Kenneth P. FOUST , Bryce D. HORINE , Telesphor KAMGAING , Renzhi LIU , Jason A. MIX , Sai VADLAMANI , Tae Young YANG , Zhen ZHOU
IPC: H01L23/66 , H01Q9/42 , H01Q1/22 , H01Q9/36 , H01Q21/24 , H01L25/065 , H01L23/00 , H01L23/538
CPC classification number: H01L23/66 , H01Q9/42 , H01Q1/2283 , H01Q9/36 , H01Q21/24 , H01L25/0652 , H01L2924/1421 , H01L24/16 , H01L23/5381 , H01L2223/6677 , H01L2224/16145 , H01L2224/16235 , H01L25/0655
Abstract: In various aspects, a device-to-device communication system is provided including a first device and a second device. Each of the first device and the second device includes an antenna, a radio frequency frond-end circuit, and a baseband circuit. Each of the first device and the second device are at least one of a chiplet or a package. The device-to-device communication system further includes a cover structure housing the first device and the second device. Each of the first device and the second device are at least one of a chiplet or a package. The device-to-device communication system further includes a radio frequency signal interface wirelessly communicatively coupling the first device and the second device. The radio frequency signal interface includes the first antenna and the second antenna.
-
公开(公告)号:US20220199556A1
公开(公告)日:2022-06-23
申请号:US17131863
申请日:2020-12-23
Applicant: Intel Corporation
Inventor: Zhen ZHOU , Tae Young YANG , Tolga ACIKALIN , Johanny ESCOBAR PELAEZ , Kenneth P. FOUST , Chia-Pin CHIU , Renzhi LIU , Cheng-Yuan CHIN
Abstract: In various aspects, a package system includes at least a first package and a second package arranged on a same side of the package carrier. Each of the first package and the second package comprises an antenna to transmit and/or receive radio frequency signals. A cover may be arranged at a distance over the first package and the second package at the same side of the package carrier as the first package and the second package. The cover comprises at least one conductive element forming a predefined pattern on a side of the cover facing the first package and the second package. The predefined pattern is configured as a frequency selective surface. The package system further includes a radio frequency signal interface wirelessly connecting the antennas of the first package and the second package. The radio frequency signal interface comprises the at least one conductive element.
-
公开(公告)号:US20210118756A1
公开(公告)日:2021-04-22
申请号:US16659395
申请日:2019-10-21
Applicant: Intel Corporation
Inventor: Zhimin WAN , Chandra Mohan JHA , Je-Young CHANG , Chia-Pin CHIU
IPC: H01L23/15 , H01L23/373 , H01L23/498 , H01L23/00 , H01L25/18
Abstract: Embodiments include semiconductor packages. A semiconductor package includes a hybrid interposer with a first region and a second region. The first region is comprised of glass or low thermal conductive materials, and the second region is comprised of silicon or diamond materials. The semiconductor package includes a first die on the first region of the hybrid interposer, a second die on the second region of the hybrid interposer, and an integrated heat spreader over the first die, the second die, and the hybrid interposer. The hybrid interposer includes first and second interconnects, where the first interconnects vertically extend from a bottom surface of the first region to a top surface of the first region, and where the second interconnects vertically extend from a bottom surface of the second region to a top surface of the second region. The first interconnects are through-glass vias, and the second interconnects are through-silicon vias.
-
公开(公告)号:US20200328139A1
公开(公告)日:2020-10-15
申请号:US16379619
申请日:2019-04-09
Applicant: Intel Corporation
Inventor: Chia-Pin CHIU , Robert SANKMAN , Pooya TADAYON
IPC: H01L23/473 , H05K7/20 , H01L23/00 , H01L23/367 , H01L23/373
Abstract: Embodiments include semiconductor packages and cooling semiconductor packaging systems. A semiconductor package includes a second die on a package substrate, first dies on the second die, conductive bumps between the first dies and the second die, a cold plate and a manifold over the first dies, second die, and package substrate, and first openings in the manifold. The first openings are fluidly coupled through the conductive bumps. The semiconductor package may include a first fluid path through the first openings of the manifold, where a first fluid flows through the first fluid path. The semiconductor package may further include a second fluid path through second openings of the cold plate, where a second fluid flows through the second fluid path, and where the first and second fluids of the first and second fluid paths cool heat providing surfaces of the first dies, the second die, or the package substrate.
-
9.
公开(公告)号:US20180090471A1
公开(公告)日:2018-03-29
申请号:US15279353
申请日:2016-09-28
Applicant: INTEL CORPORATION
Inventor: Chia-Pin CHIU , Yoshihiro TOMITA , Yoko SEKIHARA , Robert L. SANKMAN
CPC classification number: H01L25/105 , H01L23/49811 , H01L23/49816 , H01L23/5384 , H01L25/50 , H01L2224/16225 , H01L2225/1023 , H01L2225/1041 , H01L2225/1052
Abstract: An apparatus is described that includes a package on package structure. The package on package structure includes an interposer to implement electrical interconnections between an upper package of the package on package structure and a lower package of the package on package structure. The interposer has packed wires, the packed wires have respective polygonal cross sections.
-
公开(公告)号:US20240038671A1
公开(公告)日:2024-02-01
申请号:US18377991
申请日:2023-10-09
Applicant: Intel Corporation
Inventor: Henning BRAUNISCH , Chia-Pin CHIU , Aleksandar ALEKSOV , Hinmeng AU , Stefanie M. LOTZ , Johanna M. SWAN , Sujit SHARAN
IPC: H01L23/538 , H01L23/13 , H01L23/00 , H01L25/065
CPC classification number: H01L23/5385 , H01L23/5381 , H01L23/13 , H01L24/14 , H01L24/73 , H01L25/0652 , H01L25/0655 , H01L25/0657 , H01L21/6835
Abstract: A multi-chip package includes a substrate (110) having a first side (111), an opposing second side (112), and a third side (213) that extends from the first side to the second side, a first die (120) attached to the first side of the substrate and a second die (130) attached to the first side of the substrate, and a bridge (140) adjacent to the third side of the substrate and attached to the first die and to the second die. No portion of the substrate is underneath the bridge. The bridge creates a connection between the first die and the second die. Alternatively, the bridge may be disposed in a cavity (615, 915) in the substrate or between the substrate and a die layer (750). The bridge may constitute an active die and may be attached to the substrate using wirebonds (241, 841, 1141, 1541).
-
-
-
-
-
-
-
-
-