中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

19 records (took 0.024 seconds)

    DEVICE, SYSTEM, AND METHOD FOR INSPECTING DIRECT MEMORY ACCESS REQUESTS
    1.
    发明公开
    DEVICE, SYSTEM, AND METHOD FOR INSPECTING DIRECT MEMORY ACCESS REQUESTS 审中-公开

    公开(公告)号：US20230418773A1

    公开(公告)日：2023-12-28

    申请号：US18035705

    申请日：2020-12-24

    Applicant: Intel Corporation

    Inventor： Kaijie Guo ,  Xin Zeng ,  Ned Smith ,  Weigang Li ,  Junyuan Wang ,  Songwu Shen ,  Zijuan Fan ,  Yao Huo ,  Maksim Lukoshkov ,  Laurent Coquerel

    IPC: G06F13/28

    CPC classification number: G06F13/28

    Abstract: Techniques and mechanisms for determining an operation to be performed with a direct memory access (DMA) request. An inspection unit (105) is coupled between an input-output memory management unit (IOMMU) (120) and an endpoint device (118). The inspection unit (105) stores a registry (330) comprising entries (332) which each correspond to a respective address, and a respective one or more resources of the endpoint device (118). A given entry (332) of the registry (330) is created based on a message from the IOM MU (120) which indicates the successful completion of an address translation to facilitate a DMA request. The endpoint device (118) performs a search, based on a DMA request, to determine if any registry (330) entry (332) indicates a combination of an address and an endpoint resource, where said combination matches a corresponding combination indicated by the DMA request. Communication of the DMA request to the IOMMU (120) is contingent on a result of the search.

    Technologies for internet of things key management
    3.
    发明授权
    Technologies for internet of things key management 有权

    公开(公告)号：US11115193B2

    公开(公告)日：2021-09-07

    申请号：US16649192

    申请日：2017-12-29

    Applicant: INTEL CORPORATION

    Inventor： Changzheng Wei ,  Junyuan Wang ,  Ned Smith ,  Weigang Li ,  Ping Yu

    IPC: H04L9/08 ,  G16Y30/10 ,  H04L9/32 ,  G06F21/45 ,  H04L29/06

    Abstract: Technologies for key management of internet-of-things (IoT) devices include an IoT device, an authority center server, and a group management server. The IoT device is configured to authenticate with an authority center server via an offline communication channel, receive a group member private key as a function of the authentication with the authority center server, and authenticate with a group management server via a secure online communication channel using the group member private key. The IoT device is further configured to receive a group shared key as a function of the authentication with the group management server, encrypt secret data with the group shared key, and transmit the encrypted secret data to the group management server. Other embodiments are described herein.

    Address translation technologies
    5.
    发明授权
    Address translation technologies 有权

    公开(公告)号：US11422944B2

    公开(公告)日：2022-08-23

    申请号：US16989667

    申请日：2020-08-10

    Applicant: Intel Corporation

    Inventor： Kaijie Guo ,  Weigang Li ,  Junyuan Wang ,  Liang Ma ,  Maksim Lukoshkov ,  Yao Huo

    IPC: G06F12/1009 ,  H04L61/2596 ,  G06F12/1027 ,  G06F13/28 ,  G06F13/42

    Abstract: Examples herein relate to a system that includes a first memory device; a second memory device; and an input-output memory management unit (IOMMU). The IOMMU can search for a virtual-to-physical address translation entry in a first table for a received virtual address and based on a virtual-to-physical address translation entry for the received virtual address not being present in the first table, search a second table for a virtual-to-physical address translation entry for the received virtual address, wherein the first table is stored in the first memory device and the second table is stored in the second memory device. In some examples, based on a virtual-to-physical address translation entry for the received virtual address not being present in the second table, a page table walk is performed to determine a virtual-to-physical address translation for the received virtual address. In some examples, the first table includes an IO translation lookaside buffer (IOTLB).

    Virtual storage services for client computing devices
    7.
    发明授权
    Virtual storage services for client computing devices 有权

    公开(公告)号：US11615194B2

    公开(公告)日：2023-03-28

    申请号：US16975661

    申请日：2018-06-29

    Applicant: Intel Corporation

    Inventor： Changzheng Wei ,  Ziye Yang ,  Junyuan Wang ,  Cunming Liang ,  Junhua Hou ,  Weigang Li ,  Ping Yu ,  Yi Yang ,  Baoqian Li ,  Xin Zeng

    IPC: G06F21/60 ,  G06F16/14 ,  H04L9/08 ,  H04L9/40 ,  H04L67/1097

    Abstract: Embodiments include apparatuses, methods, and systems including one or more servers and one or more storage devices, coupled with each other, to provide virtual storage service to store a file and meta data of the file for a client computing device. The file and the meta data of the file may be encrypted by the client computing device before providing to the virtual storage service. The file may be encrypted with a secret key of the client computing device, and the meta data of the file may be encrypted with a shared session key between the client computing device and the virtual storage service. The encrypted file may be stored in the one or more storage devices, and the encrypted meta data of the file may be stored in one or more secured areas of the one or more servers. Other embodiments may also be described and claimed.

    Technologies for hybrid field-programmable gate array application-specific integrated circuit code acceleration
    8.
    发明授权
    Technologies for hybrid field-programmable gate array application-specific integrated circuit code acceleration 有权

    公开(公告)号：US11372684B2

    公开(公告)日：2022-06-28

    申请号：US17220763

    申请日：2021-04-01

    Applicant: Intel Corporation

    Inventor： Ned M. Smith ,  Changzheng Wei ,  Songwu Shen ,  Ziye Yang ,  Junyuan Wang ,  Weigang Li ,  Wenqian Yu

    IPC: G06F9/50 ,  G06F21/76 ,  G06F21/60

    Abstract: Technologies for hybrid acceleration of code include a computing device (100) having a processor (120), a field-programmable gate array (FPGA) (130), and an application-specific integrated circuit (ASIC) (132). The computing device (100) offloads a service request, such as a cryptographic request or a packet processing request, to the FPGA (130). The FPGA (130) performs one or more algorithmic tasks of an algorithm to perform the service request. The FPGA (130) determines one or more primitive tasks associated with an algorithm task and encapsulates each primitive task in a buffer that is accessible by the ASIC (132). The ASIC (132) performs the primitive tasks in response to encapsulation in the buffer, and the FPGA (130) returns results of the algorithm. The primitive operations may include cryptographic primitives such as modular exponentiation, modular multiplicative inverse, and modular multiplication. The results may be returned to the processor (120) or a network interface controller of the computing device (100).

    Device, system, and method for inspecting direct memory access requests
    9.
    发明授权
    Device, system, and method for inspecting direct memory access requests 有权

    公开(公告)号：US12271327B2

    公开(公告)日：2025-04-08

    申请号：US18035705

    申请日：2020-12-24

    Applicant: Intel Corporation

    Inventor： Kaijie Guo ,  Xin Zeng ,  Ned Smith ,  Weigang Li ,  Junyuan Wang ,  Songwu Shen ,  Zijuan Fan ,  Yao Huo ,  Maksim Lukoshkov ,  Laurent Coquerel

    IPC: G06F13/28

    Abstract: Techniques and mechanisms for determining an operation to be performed with a direct memory access (DMA) request. An inspection unit (105) is coupled between an input-output memory management unit (IOMMU) (120) and an endpoint device (118). The inspection unit (105) stores a registry (330) comprising entries (332) which each correspond to a respective address, and a respective one or more resources of the endpoint device (118). A given entry (332) of the registry (330) is created based on a message from the IOM MU (120) which indicates the successful completion of an address translation to facilitate a DMA request. The endpoint device (118) performs a search, based on a DMA request, to determine if any registry (330) entry (332) indicates a combination of an address and an endpoint resource, where said combination matches a corresponding combination indicated by the DMA request. Communication of the DMA request to the IOMMU (120) is contingent on a result of the search.

Patent Agency Ranking