-
公开(公告)号:US20240004454A1
公开(公告)日:2024-01-04
申请号:US17809652
申请日:2022-06-29
Applicant: Intel Corporation
Inventor: Sagar C. Pawar , Pannerkumar Rajagopal , Raghavendra Nagaraj , Ovais F. Pir , Prakash Pillai
IPC: G06F1/3296 , G06F1/30
CPC classification number: G06F1/3296 , G06F1/30
Abstract: In an embodiment, a processor may include processing circuits to execute instructions. The processor may also include at least one circuit to: detect a management mode trigger event during operation of the processor in a first power state, the management mode trigger event to initiate a management mode in the processor; in response to a detection of the management mode trigger event, switch the processor from the first power state to a second power state; and after a switch of the processor from the first power state to the second power state, initiate the management mode in the processor. Other embodiments are described and claimed.
-
公开(公告)号:US12253966B2
公开(公告)日:2025-03-18
申请号:US17482786
申请日:2021-09-23
Applicant: Intel Corporation
Inventor: Prakash Pillai , Sagar Pawar , Raghavendra Nagaraj , Ovais Pir , Pannerkumar Rajagopal
Abstract: A Peripheral Component Interface Express (PCIe) card includes a circuit board, a device mounted on the circuit board, and a PCIe processor mounted on the circuit board. The PCIe processor is communicatively coupled to the device and a host processor of a host system. The PCIe processor is configured to detect a power signal on an auxiliary (AUX) power rail of the PCIe card. A periodic detection of a state of the device is performed based on detecting the power signal on the AUX power rail. A signal indicative of the state of the device is encoded for transmission to the host processor of the host system. PCIe link training is performed via a PCIe interface with the host system. The PCIe link training is initiated based on the signal indicative of the state of the device.
-
公开(公告)号:US20220206591A1
公开(公告)日:2022-06-30
申请号:US17698712
申请日:2022-03-18
Applicant: Intel Corporation
Inventor: Sagar Pawar , Raghavendra Nagaraj , Prakash Pillai , Ovais Pir , Pannerkumar Rajagopal
Abstract: Methods and apparatus for adaptive keyboard scanning are disclosed. A disclosed example apparatus to adaptively control operation of a keyboard includes at least one memory, instructions, and processor circuitry. The processor circuitry is to determine whether to operate the keyboard in a first mode or in a second mode different from the first mode, the first mode corresponding to a first number of keys, the second mode corresponding to a second number of keys less than the first number of keys, and set the keyboard to operate in the first mode or the second mode based on the determination.
-
-