A VOLTAGE TRANSLATOR CIRCUIT WHICH ALLOWS FOR VARIABLE LOW VOLTAGE SIGNAL TRANSLATION
    1.
    发明申请
    A VOLTAGE TRANSLATOR CIRCUIT WHICH ALLOWS FOR VARIABLE LOW VOLTAGE SIGNAL TRANSLATION 审中-公开
    适用于低电压信号转换的电压转换器电路

    公开(公告)号:WO0024127A9

    公开(公告)日:2001-12-13

    申请号:PCT/US9924569

    申请日:1999-10-20

    Inventor: BARNA PAUL

    CPC classification number: H03K19/017509

    Abstract: A variable low voltage signal translator uses a driver (12) for outputting a low voltage signal translation. A control circuit (18) is coupled to the driver (12) for enabling and disabling the driver (12) wherein the control circuit (18) has an input coupled to the signal to be translated. One terminal of the pull-up resistor (14) is coupled to an output of the driver (12). A second terminal of the pull-up resistor (14) is coupled to a voltage supply (16) which provides the low voltage level of the variable low voltage signal translator.

    Abstract translation: 可变低电压信号转换器使用驱动器(12)来输出低电压信号转换。 控制电路(18)耦合到驱动器(12),用于启用和禁用驱动器(12),其中控制电路(18)具有耦合到要被转换的信号的输入。 上拉电阻器(14)的一个端子耦合到驱动器(12)的输出端。 上拉电阻器(14)的第二端子耦合到提供可变低电压信号转换器的低电压电平的电压源(16)。

    A COUNTER FOR PERFORMING MULTIPLE COUNTS AND METHOD THEREFOR
    2.
    发明申请
    A COUNTER FOR PERFORMING MULTIPLE COUNTS AND METHOD THEREFOR 审中-公开
    执行多个计数器的计数器及其方法

    公开(公告)号:WO0025426A8

    公开(公告)日:2001-02-22

    申请号:PCT/US9924620

    申请日:1999-10-20

    Inventor: BARNA PAUL

    CPC classification number: H03K23/665

    Abstract: A loadable counter circuit which is able to perform multiple contiguous counts. The loadable counter circuit uses a counter (12) for monitoring a number of specified events. A data storage device (14) is coupled to the counter (12) for loading the counter with counter values for each of the contiguous counts. A control logic circuit (20) is coupled to the counter (12) and to the data storage circuit (14) for loading the counter and the data storage device with the counter values.

    Abstract translation: 一种能够执行多个连续计数的可加载计数器电路。 可加载计数器电路使用用于监视多个指定事件的计数器(12)。 数据存储设备(14)耦合到计数器(12),用于对每个相邻计数的计数器值加载计数器。 控制逻辑电路(20)耦合到计数器(12)和数据存储电路(14),用于加载计数器和数据存储装置与计数器值。

    A COUNTER FOR PERFORMING MULTIPLE COUNTS AND METHOD THEREFOR
    3.
    发明申请
    A COUNTER FOR PERFORMING MULTIPLE COUNTS AND METHOD THEREFOR 审中-公开
    一个执行多个计数的计数器及其方法

    公开(公告)号:WO0025426A9

    公开(公告)日:2000-10-19

    申请号:PCT/US9924620

    申请日:1999-10-20

    Inventor: BARNA PAUL

    CPC classification number: H03K23/665

    Abstract: A loadable counter circuit which is able to perform multiple contiguous counts. The loadable counter circuit uses a counter (12) for monitoring a number of specified events. A data storage device (14) is coupled to the counter (12) for loading the counter with counter values for each of the contiguous counts. A control logic circuit (20) is coupled to the counter (12) and to the data storage circuit (14) for loading the counter and the data storage device with the counter values.

    Abstract translation: 一种能够执行多个连续计数的可加载计数器电路。 可加载计数器电路使用计数器(12)来监视多个指定事件。 数据存储装置(14)连接到计数器(12),用于为计数器加载每个连续计数的计数器值。 控制逻辑电路(20)耦合到计数器(12)和数据存储电路(14),用于向计数器和数据存储设备加载计数器值。

Patent Agency Ranking