-
1.
公开(公告)号:WO2016048954A1
公开(公告)日:2016-03-31
申请号:PCT/US2015/051344
申请日:2015-09-22
Applicant: PANDUIT CORP.
Inventor: BOLOURI-SARANSAR, Masud , FABISZAK, James E. , RAGO, Richard A.
IPC: G01R19/155 , G01R31/28
CPC classification number: G01R19/155 , G01R15/12
Abstract: A system for the verification of the absence of voltage includes a first impedance, an amplitude limiter electrically connected to the first impedance, a second impedance electrically connected to the first impedance and the amplitude limiter, a varactor circuit electrically connected to the second impedance, an isolation capacitor electrically connected to the second impedance and varactor circuit, an envelope circuit with a voltage detection circuit connected to the isolation circuit via a buffer, and an RF oscillator. The amplitude limiter configured to limit the voltage applied to the varactor circuit. The RF oscillator configured to interact with the varactor circuit in order to create a modulated circuit for the buffer and envelope circuit. The envelope circuit is configured to demodulate the signal for the voltage detection circuit.
Abstract translation: 用于验证不存在电压的系统包括第一阻抗,电连接到第一阻抗的限幅器,电连接到第一阻抗的第二阻抗和限幅器,电连接到第二阻抗的变容二极管电路, 隔离电容器电连接到第二阻抗和变容二极管电路,具有通过缓冲器连接到隔离电路的电压检测电路的包络电路和RF振荡器。 限幅器被配置为限制施加到变容二极管电路的电压。 RF振荡器被配置为与变容二极管电路相互作用,以便为缓冲器和包络电路创建调制电路。 包络电路被配置为对电压检测电路的信号进行解调。
-
公开(公告)号:WO2015095216A1
公开(公告)日:2015-06-25
申请号:PCT/US2014/070644
申请日:2014-12-16
Applicant: PANDUIT CORP.
Inventor: BUGARIS, Rachel M. , SENESE, John C. , HOEPPNER, Craig T. , FABISZAK, James E. , RAGO, Richard A. , BOLOURI-SARANSAR, Masud , NORDIN, Ronald A. , GAJJAR, Nakheel S.
IPC: G01R31/02 , G01R19/155
CPC classification number: G01R31/026 , G01R19/155 , G01R31/02 , G01R31/021 , G01R31/024 , H04B3/46
Abstract: A system for testing electrical continuity of a device to a source wherein there is at least one conductor connecting the device to the source can include a reference capacitive load, an oscillator, and a microprocessor. The oscillator is selectively connected to the reference capacitive load and each conductor connecting the device to the source such that the frequency output of the oscillator is a function of the selected capacitive load of the oscillator. Each conductor connecting the device to the source is connected to the oscillator such that when each one is selectively connected, the output of the oscillator is a function of that conductor's parasitic self-capacitance. The microprocessor can then compare the frequency of the signal generated when each conductor is connected to the oscillator with the frequency of the signal generated when the reference capacitive load is connected.
Abstract translation: 用于测试设备到源的电连续性的系统,其中存在将设备连接到源的至少一个导体可以包括参考容性负载,振荡器和微处理器。 振荡器选择性地连接到参考电容性负载,并且每个导体将器件连接到源极,使得振荡器的频率输出是所选择的振荡器的容性负载的函数。 将器件连接到源极的每个导体连接到振荡器,使得当每个导体选择性地连接时,振荡器的输出是该导体的寄生自电容的函数。 然后,微处理器可以将每个导体连接到振荡器时产生的信号的频率与连接参考电容性负载时产生的信号的频率进行比较。
-
公开(公告)号:EP3198287B1
公开(公告)日:2018-09-12
申请号:EP15778811.8
申请日:2015-09-22
Applicant: Panduit Corp.
Inventor: BOLOURI-SARANSAR, Masud , FABISZAK, James E. , RAGO, Richard A.
IPC: G01R15/12 , G01R19/155
CPC classification number: G01R19/155 , G01R15/12 , G01R31/026 , G01R31/2829
Abstract: A system for the verification of the absence of voltage includes a first impedance, an amplitude limiter electrically connected to the first impedance, a second impedance electrically connected to the first impedance and the amplitude limiter, a varactor circuit electrically connected to the second impedance, an isolation capacitor electrically connected to the second impedance and varactor circuit, an envelope circuit with a voltage detection circuit connected to the isolation circuit via a buffer, and an RF oscillator. The amplitude limiter configured to limit the voltage applied to the varactor circuit. The RF oscillator configured to interact with the varactor circuit in order to create a modulated circuit for the buffer and envelope circuit. The envelope circuit is configured to demodulate the signal for the voltage detection circuit.
-
公开(公告)号:EP3198287A1
公开(公告)日:2017-08-02
申请号:EP15778811.8
申请日:2015-09-22
Applicant: Panduit Corp.
Inventor: BOLOURI-SARANSAR, Masud , FABISZAK, James E. , RAGO, Richard A.
IPC: G01R19/155 , G01R31/28
CPC classification number: G01R19/155 , G01R15/12
Abstract: A system for the verification of the absence of voltage includes a first impedance, an amplitude limiter electrically connected to the first impedance, a second impedance electrically connected to the first impedance and the amplitude limiter, a varactor circuit electrically connected to the second impedance, an isolation capacitor electrically connected to the second impedance and varactor circuit, an envelope circuit with a voltage detection circuit connected to the isolation circuit via a buffer, and an RF oscillator. The amplitude limiter configured to limit the voltage applied to the varactor circuit. The RF oscillator configured to interact with the varactor circuit in order to create a modulated circuit for the buffer and envelope circuit. The envelope circuit is configured to demodulate the signal for the voltage detection circuit.
Abstract translation: 用于验证电压不存在的系统包括第一阻抗,电连接到第一阻抗的限幅器,电连接到第一阻抗和限幅器的第二阻抗,电连接到第二阻抗的变容管电路, 电连接到第二阻抗和变容二极管电路的隔离电容器,具有通过缓冲器连接到隔离电路的电压检测电路的包络电路,以及RF振荡器。 限幅器被配置为限制施加到变容二极管电路的电压。 该RF振荡器被配置为与变容二极管电路相互作用以便为缓冲和包络电路创建调制电路。 包络电路被配置为解调电压检测电路的信号。
-
公开(公告)号:EP3084454A1
公开(公告)日:2016-10-26
申请号:EP14824685.3
申请日:2014-12-16
Applicant: Panduit Corp.
Inventor: BUGARIS, Rachel M. , SENESE, John C. , HOEPPNER, Craig T. , FABISZAK, James E. , RAGO, Richard A. , BOLOURI-SARANSAR, Masud , NORDIN, Ronald A. , GAJJAR, Nakheel S.
IPC: G01R31/02 , G01R19/155
CPC classification number: G01R31/026 , G01R19/155 , G01R31/02 , G01R31/021 , G01R31/024 , H04B3/46
Abstract: A system for testing electrical continuity of a device to a source wherein there is at least one conductor connecting the device to the source can include a reference capacitive load, an oscillator, and a microprocessor. The oscillator is selectively connected to the reference capacitive load and each conductor connecting the device to the source such that the frequency output of the oscillator is a function of the selected capacitive load of the oscillator. Each conductor connecting the device to the source is connected to the oscillator such that when each one is selectively connected, the output of the oscillator is a function of that conductor's parasitic self-capacitance. The microprocessor can then compare the frequency of the signal generated when each conductor is connected to the oscillator with the frequency of the signal generated when the reference capacitive load is connected.
-
-
-
-