METHOD AND CIRCUIT ARRANGEMENT FOR THE MONITORING AND MANAGEMENT OF DATA TRAFFIC IN A COMMUNICATION SYSTEM WITH SEVERAL COMMUNICATION NODES

    公开(公告)号:AU2003245066A1

    公开(公告)日:2003-09-04

    申请号:AU2003245066

    申请日:2003-02-13

    Abstract: The invention describes a method for the monitoring and management of data traffic in a communication system with several communication nodes which communicate via interfaces monitored by a bus monitor, comprising the following steps: a) provision of a predefined communication time schedule for all communication nodes, b) initialization of the bus monitor, c) synchronization of the communication time schedule of the bus monitor with the predefined communication time schedule executed by the communication nodes in a distributed arrangement, the synchronization taking place on the basis of activities observed at the interfaces, d) monitoring of the activities of the communication nodes by the bus monitor, e) comparison of the activities with the predefined communication time schedule, and f) deactivation of the interface for any communication node for which an activity not compatible with the predefined communication time schedule has been detected. A circuit arrangement and its use are also described.

    Clock synchronisation in a time triggered protocol (ttp) environment

    公开(公告)号:AU2003245066A8

    公开(公告)日:2003-09-04

    申请号:AU2003245066

    申请日:2003-02-13

    Abstract: The invention describes a method for the monitoring and management of data traffic in a communication system with several communication nodes which communicate via interfaces monitored by a bus monitor, comprising the following steps: a) provision of a predefined communication time schedule for all communication nodes, b) initialization of the bus monitor, c) synchronization of the communication time schedule of the bus monitor with the predefined communication time schedule executed by the communication nodes in a distributed arrangement, the synchronization taking place on the basis of activities observed at the interfaces, d) monitoring of the activities of the communication nodes by the bus monitor, e) comparison of the activities with the predefined communication time schedule, and f) deactivation of the interface for any communication node for which an activity not compatible with the predefined communication time schedule has been detected. A circuit arrangement and its use are also described.

Patent Agency Ranking