Efficient trellis state metric normalization

    公开(公告)号:HK1054632A1

    公开(公告)日:2003-12-05

    申请号:HK03106819

    申请日:2003-09-23

    Applicant: QUALCOMM INC

    Abstract: A method and apparatus for normalizing a plurality of state-metric registers in a decoder using a trellis. The method includes determining an approximate minimum of respective state-metric values stored in the plurality of state-metric registers, and subtracting the approximate minimum from the values. Determining the approximate minimum preferably includes determining the minimum of a predetermined number of most significant bits in the plurality of state-metric registers.

    Efficient trellis state metric normalization

    公开(公告)号:AU1908900A

    公开(公告)日:2000-05-22

    申请号:AU1908900

    申请日:1999-11-04

    Applicant: QUALCOMM INC

    Abstract: A method and apparatus for normalizing a plurality of state-metric registers in a decoder using a trellis. The method includes determining an approximate minimum of respective state-metric values stored in the plurality of state-metric registers, and subtracting the approximate minimum from the values. Determining the approximate minimum preferably includes determining the minimum of a predetermined number of most significant bits in the plurality of state-metric registers.

    EFFICIENT TRELLIS STATE METRIC NORMALIZATION
    3.
    发明申请
    EFFICIENT TRELLIS STATE METRIC NORMALIZATION 审中-公开
    有效的TRLLIS状态公制正常化

    公开(公告)号:WO0027034A9

    公开(公告)日:2002-03-07

    申请号:PCT/US9926102

    申请日:1999-11-04

    Applicant: QUALCOMM INC

    CPC classification number: H03M13/3905 H03M13/4107 H03M13/4146 H03M13/6583

    Abstract: A method and apparatus for normalizing a plurality of state-metric registers (30, 32, 34) in a decoder (20) using a trellis. The method includes determining an approximate minimum of respective state-metric values stored in the plurality of state-metric registers (30, 32, 34), and subtracting the approximate minimum from the values. Determining the approximate minimum preferably includes determining the minimum of a predetermined number of most significant bits in the plurality of state-metric registers (30, 32, 34).

    Abstract translation: 一种用于使用格架对解码器(20)中的多个状态度量寄存器(30,32,34)进行归一化的方法和装置。 该方法包括确定存储在多个状态度量寄存器(30,32,34)中的各个状态度量值的近似最小值,并从该值中减去近似最小值。 确定近似最小值优选地包括确定多个状态度量寄存器(30,32,34)中预定数量的最高有效位的最小值。

Patent Agency Ranking