中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

7 records (took 0.028 seconds)

    A linear surface memory to spatial tiling algorithm/mechanism
    2.
    发明专利
    A linear surface memory to spatial tiling algorithm/mechanism 未知

    公开(公告)号：GB2374780A

    公开(公告)日：2002-10-23

    申请号：GB0216636

    申请日：1999-04-01

    Applicant: REAL 3 D INC

    Inventor： HARTOG SCOTT ,  MANTOR MICHAEL ,  CAREY JOHN AUSTIN ,  PIAZZA THOMAS A ,  TAYLOR RALPH CLAYTON ,  RADECKI MATTHEW

    IPC: G06F12/02 ,  G06T1/60

    Abstract: A computer graphics system and a method of configuring data in a memory unit of a computer graphics system. Generally, the data is configured such that the number of memory page breaks is reduced when data is accessed from the memory for image computation. For example, when the memory is used to store pixel values, each page of the memory is comprised of pixel values for a rectangular or tile array of pixels. This increases the spatial coherence between the pixel values and the pixels of the polygons that are rasterized when the system renders an image. Preferably, a translation algorithm is provided to allow standard operating systems and software applications to work with the tiled configuration of the pixel values in the memory. This algorithm translates the scalar memory address initially provided by the operating system or the software application, and translates that first scalar memory address to a second scalar memory address that will properly access the value for the pixel conventionally associated with the first scalar memory address.

    A linear surface memory to spatial tiling algorithm/mechanism
    3.
    发明专利
    A linear surface memory to spatial tiling algorithm/mechanism 未知

    公开(公告)号：GB2374781A

    公开(公告)日：2002-10-23

    申请号：GB0216637

    申请日：1999-04-01

    Applicant: REAL 3 D INC

    Inventor： HARTOG SCOTT ,  MANTOR MICHAEL ,  CAREY JOHN AUSTIN ,  PIAZZA THOMAS A ,  TAYLOR RALPH CLAYTON ,  RADECKI MATTHEW

    IPC: G06F12/02 ,  G06T1/60

    Abstract: A computer graphics system and a method of configuring data in a memory unit of a computer graphics system. Generally, the data is configured such that the number of memory page breaks is reduced when data is accessed from the memory for image computation. For example, when the memory is used to store pixel values, each page of the memory is comprised of pixel values for a rectangular or tile array of pixels. This increases the spatial coherence between the pixel values and the pixels of the polygons that are rasterized when the system renders an image. Preferably, a translation algorithm is provided to allow standard operating systems and software applications to work with the tiled configuration of the pixel values in the memory. This algorithm translates the scalar memory address initially provided by the operating system or the software application, and translates that first scalar memory address to a second scalar memory address that will properly access the value for the pixel conventionally associated with the first scalar memory address.

    A linear surface memory to spatial tiling algorithm/mechanism
    4.
    发明专利
    A linear surface memory to spatial tiling algorithm/mechanism 未知

    公开(公告)号：GB2374782A

    公开(公告)日：2002-10-23

    申请号：GB0216638

    申请日：1999-04-01

    Applicant: REAL 3 D INC

    Inventor： HARTOG SCOTT ,  MANTOR MICHAEL ,  CAREY JOHN AUSTIN ,  PIAZZA THOMAS A ,  TAYLOR RALPH CLAYTON ,  RADECKI MATTHEW

    IPC: G06F12/02 ,  G06T1/60

    Abstract: A computer graphics system and a method of configuring data in a memory unit of a computer graphics system. Generally, the data is configured such that the number of memory page breaks is reduced when data is accessed from the memory for image computation. For example, when the memory is used to store pixel values, each page of the memory is comprised of pixel values for a rectangular or tile array of pixels. This increases the spatial coherence between the pixel values and the pixels of the polygons that are rasterized when the system renders an image. Preferably, a translation algorithm is provided to allow standard operating systems and software applications to work with the tiled configuration of the pixel values in the memory. This algorithm translates the scalar memory address initially provided by the operating system or the software application, and translates that first scalar memory address to a second scalar memory address that will properly access the value for the pixel conventionally associated with the first scalar memory address.

Patent Agency Ranking