-
公开(公告)号：JPH11355327A
公开(公告)日：1999-12-24
申请号：JP15551198
申请日：1998-06-04
Applicant: SONY CORP
Inventor： IMAI KENICHIRO , SUGIYAMA KOICHI , HATA HAJIME
Abstract: PROBLEM TO BE SOLVED: To prevent image data different in the operation mode of a signal processing system from flowing through the signal processing system. SOLUTION: A header display section 21 displays header information of an isochronous packet received via an IEEE1394 bus 2 and gives the header information to a control section 11. A router section 22 switches a path corresponding to the received isochronous packet. The control section 11 discriminates a type of received image data based on the header information fed from the header display section 21. The control section 11 sets an operating mode of a signal processing system corresponding to the type of the image data and switches a switch section 23. An FIFO section 24 stores tentatively the image data of the isochronous packet fed via the switch 23 and sends the data to the signal processing system.
-
公开(公告)号：JP2001244952A
公开(公告)日：2001-09-07
申请号：JP2000054281
申请日：2000-02-29
Applicant: SONY CORP
Inventor： HATA HAJIME
IPC: G06F13/38 , G06F13/00 , H04L12/00 , H04L12/28 , H04L12/40 , H04L12/64 , H04L12/801 , H04L12/825 , H04L12/911 , H04L13/08 , H04L29/06 , H04L12/56
Abstract: PROBLEM TO BE SOLVED: To provide a device capable of balancing the storage capacity of packets in a FIFO for asynchronous packet with the throughput of a processing means for processing an asynchronous packet read out of the FIFO. SOLUTION: While receiving data which show a packet size Pin of a packet to be received, from a packet receiving means 2, data which show a present storage size Pnow and a maximum storage size Pmax of stored packets, from a FIFO 4 for packet receiving and data which show a set storage size Pset (0 =Pnow+Pin, it is decided that reception of a new packet by the packet receiving means is to be allowed.
-
公开(公告)号：JPH11331180A
公开(公告)日：1999-11-30
申请号：JP12996898
申请日：1998-05-13
Applicant: SONY CORP
Inventor： HATA HAJIME
Abstract: PROBLEM TO BE SOLVED: To transmit image data, even when only one part of the required band can be acquired. SOLUTION: When it is reported from an isochronous resource manager on an IEEE1394 bus that a band can be acquired for this image processing method, a band acquiring processing part 21 acquires the band and reports transmission contents which correspond to the acquired band to an SD/SDL switching part 14. At the same time, a transmission rate corresponding to the acquired band is reported to an IEEE1394 transmission rate switching part 31.
-
公开(公告)号：JP2001238110A
公开(公告)日：2001-08-31
申请号：JP2000047560
申请日：2000-02-24
Applicant: SONY CORP
Inventor： HATA HAJIME
Abstract: PROBLEM TO BE SOLVED: To realize what is called a video telephone through the use of plural DV cameras. SOLUTION: A DV encoder 13-1 encodes an AV signal inputted from an A/D converter 12-1 to a DV format and outputs an obtained DV signal to an IEEE1394 interface 14-1. The IEEE1394 interface 14-1 packets the DV signals inputted from the DV encoder 13-1 and isochronously transfers them to a DC camera 1-2 through an IEEE1394 bus 2. The IEEE1394 interface 14-1 also receives a DV signal from the DV camera 1-2 through the IEEE1394 bus 2 and outputs it to a DV decoder 15-1. The DV decoder 15-1 decodes the DV signal inputted from the IEEE1394 interface 14-1. The encoding processing and decoding processing are performed in parallel and transmission processing and reception processing are performed in parallel.
-
公开(公告)号：JPH11331214A
公开(公告)日：1999-11-30
申请号：JP12996998
申请日：1998-05-13
Applicant: SONY CORP
Inventor： HATA HAJIME
Abstract: PROBLEM TO BE SOLVED: To allow the information processing unit to check the identity of a gap count at a high speed. SOLUTION: When bus reset is started, an IEEE1394 physical layer control section 2 gives a bus reset generation detection flag that is set to an IEEE1394 bus reset processing control section 1. The IEEE1394 physical layer control section 2 monitors a self ID supplied via an IEEE1394 bus 3 and gives finally a bus reset flag that is cleared and a gap count monitor flag to the IEEE1394 bus reset processing control section 1.
-
Patent Agency Ranking
公开(公告)号：JPH11313089A
公开(公告)日：1999-11-09
申请号：JP11658398
申请日：1998-04-27
Applicant: SONY CORP
Inventor： SUGIYAMA KOICHI , HATA HAJIME , IMAI KENICHIRO
Abstract: PROBLEM TO BE SOLVED: To generate/output a precise response. SOLUTION: An IEEE1394 control part 41 receives response information supplied from a VCR control part 51, generates a response to a command supplied from LINK-IC24 based on the received response information and supplies it to LINK-IC24. The IEEE1394 control part 41 transfers the supplied command to a VCR control part 51, based on the generated response. A memory 42 stores prescribed information on the command whose content of the response always becomes similar despite of the state of VCR 11. The VCR control part 51 supplies response information to the IEEE1394 control part 41, controls a circuit in VCR11 in accordance with the command supplied from the IEEE1394 control part 41 and executes a variety of processings.
-
公开(公告)号：JPH09251677A
公开(公告)日：1997-09-22
申请号：JP8719196
申请日：1996-03-15
Applicant: SONY CORP
Inventor： AYUSAWA YUKA , HATA HAJIME
Abstract: PROBLEM TO BE SOLVED: To precisely judge a tape recording mode even when a C/N of the regenerative signal is decreased or when the difference between a reproducing speed at present and a tape speed at the time of recording operation is large. SOLUTION: Track pair numbers Trp are recorded on each of tracks T1 -T4 of the tape. The track pair numbers Trp are detected from the reproduced signal of the tape. For instance, the interval until the same track pair numbers Trp appears is calculated. This measured value is varied in accordance with the mode, and the mode is discriminated from this measured value. Since the track pair numbers Trp are recorded on IDs of each sink block, the sure detection is carried out even when the C/N is low. Also by judging the number of times of passing the boundaries of frames, the reliability of the measured value is judged, therefore, the erroneous discrimination of the mode is reduced.
-
公开(公告)号：JP2001238109A
公开(公告)日：2001-08-31
申请号：JP2000047559
申请日：2000-02-24
Applicant: SONY CORP
Inventor： HATA HAJIME
Abstract: PROBLEM TO BE SOLVED: To use the LCD of a DV camera as the display device of a personal computer. SOLUTION: In a personal computer 1, an image conversion part 43 encodes the image signal of a system corresponding to a display 2 to the signal of a DV format and outputs it to an IEEE1384 interface 21. The IEEE1394 interface 21 transmits the image signal of the DV format, which is inputted from the image conversion part 43, to a DC camera 31 through an IEEE1394 bus 22 as an isochronous packet. In the DV camera 31, the DV signal is supplied to a recording/reproducing part 53 or a DV decoder 55. In the recording/ reproducing part 53, it is recorded in a DV cassette tape 54. In the DV decoder 55, it is decoded to an RGB signal.
-
公开(公告)号：JPH11331215A
公开(公告)日：1999-11-30
申请号：JP12997098
申请日：1998-05-13
Applicant: SONY CORP
Inventor： HATA HAJIME
Abstract: PROBLEM TO BE SOLVED: To combine a LINK-IC and a PHY-IC at an optional transmission rate. SOLUTION: A LINK-IC 21 converts a digital signal received from an information processing unit 11 into a packet. The LINK-IC 21 also converts a packet supplied from a PHY-IC 22 into a digital signal stream and outputs it. The PHY-IC 22 receives a packet from an IEEE1394 serial bus 31 and gives the packet to the LINK-IC 21. A speed signaling signal generating circuit 51 selects any of predetermined transmission rates, generates a speed signaling signal corresponding to the transmission rate that is used for a maximum transmission rate of a transmitter-receiver 12 and outputs the signal to the IEEE1394 serial bus 31. A control section 24 controls the speed signaling signal generating circuit 51 to output a proper speed signaling signal to the IEEE1394 serial bus 31.
-
公开(公告)号：JPH0973690A
公开(公告)日：1997-03-18
申请号：JP24684495
申请日：1995-08-31
Applicant: SONY CORP
Inventor： NAGUMO MASAHIKO , HATA HAJIME
IPC: G11B15/467
Abstract: PROBLEM TO BE SOLVED: To reduce the drawing time of an ATF servo system by discriminating the polarity of ATF error signals using reproduced signals and thereby conducting tracking control. SOLUTION: H, J etc., ATF error signals of CH0, are used to conduct tracking control, and the polarities of these signals alternately reverse. Then, the level deviated to a maximum limit in the plus direction and that in the minus direction in the AFT error signals of CH1, for examples the levels of E and F, are compared to discriminate the polarity of the ATF error signal of CH1 at this time. For example, if the level at this time
-
-
-
-
-
-
-
-
-
Search Results
17
records
(took 0.023 seconds)
