-
公开(公告)号：DE68928850D1
公开(公告)日：1998-12-17
申请号：DE68928850
申请日：1989-09-06
Applicant: SONY CORP
Inventor： MOTOKI KAZUO , YASUDA KAZUNORI , TAKANO SHYUNSUKE , MAEDA SATORU , ORIKASA SUSUMU , YOSHIKAWA MUNEHIRO , NOGUCHI YASUSHI , SUGIURA MARI , TAO AKIHIKO , YOSHIMURA KOSUKE
Abstract: A method of processing original still picture data representing an original still image and stored in a video memory and storing processed still picture data representing a processed still image in a predetermined location of the video memory comprising the steps of setting an XY orthogonal coordinate system on the video memory, setting a reference line (y=Ym) parallel to one of X and Y axes of the orthogonal coordinate system and passing through a point of intersection of lines M(Xm,Ym), each of which connects corresponding pixels P1(x1,y1) ; P2(x2,y2) of the original and processed still images (A,B,C,D ; A2B2C2D2), moving the pixel data on a line of the original still image parallel to the reference line and furthest from the reference line to addresses of the video memory forming a line of the processed still image, and repeating the preceding step for pixel data on lines of the still image parallel to the reference line and second furthest from the reference line and succeeding lines, thereby the processed still picture data representing the processed still image being stored in the video memory. An apparatus for processing original still picture data is also provided.
-
公开(公告)号：DE69936246T2
公开(公告)日：2008-01-31
申请号：DE69936246
申请日：1999-07-26
Applicant: SONY CORP
Inventor： IIDA KENICHI , KOGA NORIYUKI , YAMADA EIICHI , SUGIURA MARI , OBAYASHI SHUJI
Abstract: The object of the present invention is to provide a non-volatile memory including a logical/physical address control table for controlling data recorded discretely in the non-volatile memory composed of a plurality of blocks each serving as a data deletion unit and comprising adjacent pages which each have a fixed length and serve as a data read/write unit, and to provide a recording apparatus as well as a recording method for generating control data cataloged in the logical/physical address control table and used in making an access to the non-volatile memory.
-
公开(公告)号：DE69936246D1
公开(公告)日：2007-07-19
申请号：DE69936246
申请日：1999-07-26
Applicant: SONY CORP
Inventor： IIDA KENICHI , KOGA NORIYUKI , YAMADA EIICHI , SUGIURA MARI , OBAYASHI SHUJI
Abstract: The object of the present invention is to provide a non-volatile memory including a logical/physical address control table for controlling data recorded discretely in the non-volatile memory composed of a plurality of blocks each serving as a data deletion unit and comprising adjacent pages which each have a fixed length and serve as a data read/write unit, and to provide a recording apparatus as well as a recording method for generating control data cataloged in the logical/physical address control table and used in making an access to the non-volatile memory.
-
公开(公告)号：DE68928850T2
公开(公告)日：1999-04-29
申请号：DE68928850
申请日：1989-09-06
Applicant: SONY CORP
Inventor： MOTOKI KAZUO , YASUDA KAZUNORI , TAKANO SHYUNSUKE , MAEDA SATORU , ORIKASA SUSUMU , YOSHIKAWA MUNEHIRO , NOGUCHI YASUSHI , SUGIURA MARI , TAO AKIHIKO , YOSHIMURA KOSUKE
Abstract: A method of processing original still picture data representing an original still image and stored in a video memory and storing processed still picture data representing a processed still image in a predetermined location of the video memory comprising the steps of setting an XY orthogonal coordinate system on the video memory, setting a reference line (y=Ym) parallel to one of X and Y axes of the orthogonal coordinate system and passing through a point of intersection of lines M(Xm,Ym), each of which connects corresponding pixels P1(x1,y1) ; P2(x2,y2) of the original and processed still images (A,B,C,D ; A2B2C2D2), moving the pixel data on a line of the original still image parallel to the reference line and furthest from the reference line to addresses of the video memory forming a line of the processed still image, and repeating the preceding step for pixel data on lines of the still image parallel to the reference line and second furthest from the reference line and succeeding lines, thereby the processed still picture data representing the processed still image being stored in the video memory. An apparatus for processing original still picture data is also provided.
-
公开(公告)号：AT364205T
公开(公告)日：2007-06-15
申请号：AT99305882
申请日：1999-07-26
Applicant: SONY CORP
Inventor： IIDA KENICHI , KOGA NORIYUKI , YAMADA EIICHI , SUGIURA MARI , OBAYASHI SHUJI
Abstract: The object of the present invention is to provide a non-volatile memory including a logical/physical address control table for controlling data recorded discretely in the non-volatile memory composed of a plurality of blocks each serving as a data deletion unit and comprising adjacent pages which each have a fixed length and serve as a data read/write unit, and to provide a recording apparatus as well as a recording method for generating control data cataloged in the logical/physical address control table and used in making an access to the non-volatile memory.
-
Patent Agency Ranking
公开(公告)号：MY121835A
公开(公告)日：2006-02-28
申请号：MYPI9903134
申请日：1999-07-26
Applicant: SONY CORP
Inventor： IIDA KENICHI , KOGA NORIYUKI , YAMADA EIICHI , SUGIURA MARI , OBAYASHI SHUJI
Abstract: A NON-VOLATILE MEMORY INCLUDING A LOGICAL/PHYSICAL ADDRESS CONTROL TABLE FOR CONTROLLING DATA RECORDED DISCRETELY IN THE NON-VOLATILE MEMORY COMPOSED OF A PLURALITY OF BLOCKS EACH SERVING AS A DATA DELETION UNIT AND INCLUDING ADJACENT PAGES WHICH EACH HAVE A FIXED LENGTH AND SERVE AS A DATA READ/WRITE UNIT. AN OPERAND DATA BLOCK INCLUDES OPERAND IDENTIFICATION DATA THAT INDICATES DATA STORED IN THE OPERAND DATA BLOCK IS, IN FACT, OPERAND DATA. THE LOGICAL/PHYSICAL CONTROL TABLE BLOCK LOCATED IN THE NON-VOLATILE MEMORY INCLUDES CONTROL-TABLE IDENTIFICATION DATA THAT INDICATES THAT DATA THAT IS STORED THEREIN IS, IN FACT, CONTROL TABLE DATA THAT INCLUDES LOGICAL ADDRESSES AND PHYSICAL ADDRESSES.
-
公开(公告)号：JP2000331422A
公开(公告)日：2000-11-30
申请号：JP13978799
申请日：1999-05-20
Applicant: SONY CORP
Inventor： IJICHI SUSUMU , SHIDARA TERUYUKI , SUGIURA MARI
Abstract: PROBLEM TO BE SOLVED: To set a prescribed reproducing environment and to easily obtain the environment during a reproducing by unit recording more than one reproducing list information that includes reproducing environmental data during a reproducing of an objective file in which prescribed more than one are made into a data file. SOLUTION: A play list includes a play status, in which all tracks being entered are made objectives and description of reproducing environment of these objectives are described, and a play status that describes individual reproducing environment of each track for which an entry is made. For example, in the play list, the reproducing environment, that is used to conduct a reproducing, is recorded as a play status. The play list becomes list information in which a user selects desired tracks among all tracks recorded in a plate shaped memory 1 and a reproducing is conducted for the tracks in a desired order by successively entering the tracks.
-
公开(公告)号：JPH0290375A
公开(公告)日：1990-03-29
申请号：JP24334388
申请日：1988-09-28
Applicant: SONY CORP
Inventor： NOGUCHI YASUSHI , YASUDA KAZUNORI , SUGIURA MARI
Abstract: PURPOSE:To shorten the arithmetic processing time by reading only the new original picture element data out of a video memory among plural original picture element data used for calculation of a certain process picture element data and writing the read-out picture element data into a high-speed arithmetic access memory. CONSTITUTION:The video signals received from an input terminal 9 are written into a video memory 6 via an A/D converter 10. Then the video signals are read out of the memory 6 are projected on a monitor picture receiver 8 via a D/A converter 7. The still picture data is written into the memory 6 and magnified or reduced under the control of a computer 1 via a buffer memory 14 and a digital signal processing circuit 15. Then the magnified or reduced picture data is monitored by the receiver 8 and also inputted to a communication process circuit/interface 12 and sent to another still picture communication terminal via a transmission line 13 after a communication process. The process circuit 12 reads the new original picture element data out of the memory 6 except those original picture element data used for calculation of the process picture element data preceding the previous one. The picture element data read out of the memory 6 is written into the memory 14 and undergoes an arithmetic process.
-
公开(公告)号：JPS62271159A
公开(公告)日：1987-11-25
申请号：JP11502886
申请日：1986-05-20
Applicant: SONY CORP
Inventor： MAEDA SATORU , MOCHIDA HIROYA , TAKANO SHUNSUKE , SUGIURA MARI
Abstract: PURPOSE:To send an excellent picture even from an inexpensive personal computer by providing a control circuit having a RAM in a central processing circuit and each line. CONSTITUTION:The central processing circuit 31 and a control circuit 3 having a RAM of a capacity for at least share of one picture for each plural lines are provided. In supplying a retrieval request from a line 6 to the central processing circuit 31, the retrieval request is outputted from the central processing circuit to the personal computer 1 and the data read through the retrieval of a storage device 2 is written in the RAM 35 of a line to which, the retrieval is requested through the personal computer. Thus, the content of the RAM applied with the write is sent to the line 6 sequentially. Even when the personal computer with slow speed is used, the data is easily and quickly sent to plural terminal equipments.
-
公开(公告)号：JP2000047932A
公开(公告)日：2000-02-18
申请号：JP21263098
申请日：1998-07-28
Applicant: SONY CORP
Inventor： IIDA KENICHI , KOGA NOBUYUKI , YAMADA EIICHI , SUGIURA MARI , OBAYASHI HIDEJI
Abstract: PROBLEM TO BE SOLVED: To attain cost-down and reduction of the time for activating a filing system or the like in a system corresponding to a flash memory. SOLUTION: A logical/physical address translating table(TB) to be utilized for a file allocation table(FAT) is stored into a disk memory 1. Thus, it is not necessary for a microcomputer 109 in the main body of set to construct the logical/physical address translating TB at the time of filing system activation. Besides, since it is enough to read the required data part out of the logical/ physical address translating TB of the disk memory 1 and to utilize it, even when these data are stored in an internal RAM 111 of comparatively small capacity, the throughput of the microcomputer is not lowered. Therefore, an external RAM for holding the logical/physical address translating TB can be omitted.
-
-
-
-
-
-
-
-
-
Search Results
13
records
(took 0.021 seconds)
