中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

8 records (took 0.021 seconds)

    BI-DIRECTIONAL ELECTRONIC SWITCH
    1.
    发明专利
    BI-DIRECTIONAL ELECTRONIC SWITCH 失效

    公开(公告)号：JP2000058756A

    公开(公告)日：2000-02-25

    申请号：JP12036299

    申请日：1999-04-27

    Applicant: ST MICROELECTRONICS SRL

    Inventor： MILANESI ANDREA ,  CHICCA STEFANIA ,  MORELLI MARCO ,  POLETTO VANNI

    IPC: H01L27/04 ,  H01L21/822 ,  H03K17/082

    Abstract: PROBLEM TO BE SOLVED: To totally remove a reverse-direction current and to minimize the bias current of a protection circuit by using an additional MOS transistor to switch off a second DMOS protection transistor during the period under 'below ground' condition. SOLUTION: A 'below ground' voltage condition, for example, of the integrated substrate of a device forming a diagnostic interface is detected by a comparator, which switches off a current generator I through a logic AND gate. At the same time, a current generator I2 which keeps an MOS transistor M at a high impedance state during the normal operation of a control unit is also switched off while a current generator I1 is switched on through an impedance to immediately decide switching-on of the MOS transistor M. Thus, a reverse- direction current flowing through a diagnostic output line VOUT is totally removed, while a bias current level is minimized.

    3.
    发明专利
    未知

    公开(公告)号：DE69905238T2

    公开(公告)日：2003-06-26

    申请号：DE69905238

    申请日：1999-05-13

    Applicant: ST MICROELECTRONICS SRL ,  MAGNETI MARELLI POWERTRAIN SPA

    Inventor： MILANESI ANDREA ,  CHICCA STEFANIA ,  POLETTO VANNI ,  GIORGETTA VALERIO ,  SGATTI STEFANO ,  VIGNA SERGIO

    IPC: G01R31/02

    Abstract: A system is described for the diagnosis of a driver (D) of the type adapted to detect one or more circuit anomalies which can occur in the said driver, including: voltage comparator circuits (10, 20) adapted to generate diagnostic logic signals (F1, F2, F3) each indicative of the existence of a corresponding type of anomaly; and a coding circuit (M, SM) adapted to receive these diagnostic signals (F1, F2, F3) and to output information relating to an overall operating state of the circuit. The coding circuit (M, SM) includes a first portion adapted to provide at its output first logic signals (SHB, SHG, OL) indicative of the last anomaly occurred since a system reset operation, and a second portion for coding such first logic signals (SHB, SHG, OL). The second portion includes a sequential logic network (SM) adapted to: receive the first logic input signals (SHB, SHG, OL) and at least one second logic signal (IN) indicative of the current operating phase of the driver (D); and achieve, as a function of the said first and second logic signals (SHB, SHG, OL; IN) a stable internal state such as to determine at the output information in the form of an N bit coded word representative of an occurred anomaly, of a condition of absence of anomaly in the current operating phase, or of a condition of absence of anomaly in any operating phase.

    5.
    发明专利
    未知

    公开(公告)号：ES2191407T3

    公开(公告)日：2003-09-01

    申请号：ES99830294

    申请日：1999-05-13

    Applicant: ST MICROELECTRONICS SRL ,  MAGNETI MARELLI POWERTRAIN SPA

    Inventor： MILANESI ANDREA ,  CHICCA STEFANIA ,  POLETTO VANNI ,  GIORGETTA VALERIO ,  SGATTI STEFANO ,  VIGNA SERGIO

    IPC: G01R31/02

    Abstract: A system is described for the diagnosis of a driver (D) of the type adapted to detect one or more circuit anomalies which can occur in the said driver, including: voltage comparator circuits (10, 20) adapted to generate diagnostic logic signals (F1, F2, F3) each indicative of the existence of a corresponding type of anomaly; and a coding circuit (M, SM) adapted to receive these diagnostic signals (F1, F2, F3) and to output information relating to an overall operating state of the circuit. The coding circuit (M, SM) includes a first portion adapted to provide at its output first logic signals (SHB, SHG, OL) indicative of the last anomaly occurred since a system reset operation, and a second portion for coding such first logic signals (SHB, SHG, OL). The second portion includes a sequential logic network (SM) adapted to: receive the first logic input signals (SHB, SHG, OL) and at least one second logic signal (IN) indicative of the current operating phase of the driver (D); and achieve, as a function of the said first and second logic signals (SHB, SHG, OL; IN) a stable internal state such as to determine at the output information in the form of an N bit coded word representative of an occurred anomaly, of a condition of absence of anomaly in the current operating phase, or of a condition of absence of anomaly in any operating phase.

    6.
    发明专利
    未知

    公开(公告)号：DE69905238D1

    公开(公告)日：2003-03-13

    申请号：DE69905238

    申请日：1999-05-13

    Applicant: ST MICROELECTRONICS SRL ,  MAGNETI MARELLI POWERTRAIN SPA

    Inventor： MILANESI ANDREA ,  CHICCA STEFANIA ,  POLETTO VANNI ,  GIORGETTA VALERIO ,  SGATTI STEFANO ,  VIGNA SERGIO

    IPC: G01R31/02

    Abstract: A system is described for the diagnosis of a driver (D) of the type adapted to detect one or more circuit anomalies which can occur in the said driver, including: voltage comparator circuits (10, 20) adapted to generate diagnostic logic signals (F1, F2, F3) each indicative of the existence of a corresponding type of anomaly; and a coding circuit (M, SM) adapted to receive these diagnostic signals (F1, F2, F3) and to output information relating to an overall operating state of the circuit. The coding circuit (M, SM) includes a first portion adapted to provide at its output first logic signals (SHB, SHG, OL) indicative of the last anomaly occurred since a system reset operation, and a second portion for coding such first logic signals (SHB, SHG, OL). The second portion includes a sequential logic network (SM) adapted to: receive the first logic input signals (SHB, SHG, OL) and at least one second logic signal (IN) indicative of the current operating phase of the driver (D); and achieve, as a function of the said first and second logic signals (SHB, SHG, OL; IN) a stable internal state such as to determine at the output information in the form of an N bit coded word representative of an occurred anomaly, of a condition of absence of anomaly in the current operating phase, or of a condition of absence of anomaly in any operating phase.

Patent Agency Ranking