一种自动电平控制环路
    2.
    发明公开

    公开(公告)号:CN106656084A

    公开(公告)日:2017-05-10

    申请号:CN201611238521.6

    申请日:2016-12-28

    CPC classification number: H03G3/20 H03G2201/106 H03G2201/70 H03G2201/708

    Abstract: 本发明公开了一种自动电平控制环路,包括压控衰减器、滤波电路、功率放大器、运放差分电路、检波电路、耦合电路和基准电压源电路,所述压控衰减器分别连接输入信号Vi、滤波电路和功率放大器。本发明自动电平控制环路的输入信号Vi首先进入压控衰减器,然后进入功率放大器对信号进行放大,功率放大器输出端的耦合电路耦合出信号f,检波电路根据耦合出的信号f产生一个检波电压,检波电压与基准电压源电路的电压进行差分放大输出初步的反馈控制电压,经滤波电路后反馈控制压控衰减器,从而形成完整的负反馈环路,最终使输出功率保持恒定,没有采用单片机或者DSP等可编程控制器降低了开发周期和难度,成本低,市场竞争力强。

    A SYSTEM AND METHOD FOR CLOSE-DOWN POP REDUCTION
    7.
    发明公开
    A SYSTEM AND METHOD FOR CLOSE-DOWN POP REDUCTION 审中-公开
    一种关闭POP减少的系统和方法

    公开(公告)号:EP3224945A1

    公开(公告)日:2017-10-04

    申请号:EP15790517.5

    申请日:2015-11-02

    Applicant: ICEPOWER A/S

    Abstract: A close-down pop reduction system and a method for close-down pop reduction in an audio amplifier assembly are disclosed. The switching power conversion system comprises a forward path having a compensator and a switching power stage and a signal path from an output of a comparator in the switching power stage to a sequence control unit. The signal path includes a close-down timing circuit configured to provide a timing signal. The sequence control unit is configured to eliminate the input signal, increase the switch frequency of the close-down pop reduction system and disable the switching power stage at a moment in time within a PWM pulse of the switching power stage. Hereby, it is e.g. possible to minimize the audible pop during close- down of audio amplifier assemblies.

    Abstract translation: 公开了一种关闭式流行音降低系统和一种用于音频放大器组件中的关闭式流行音降低的方法。 开关功率转换系统包括具有补偿器和开关功率级的正向路径以及从开关功率级中的比较器的输出到序列控制单元的信号路径。 信号路径包括配置成提供定时信号的关闭定时电路。 顺序控制单元被配置为在开关功率级的PWM脉冲内的时刻消除输入信号,增加关闭爆弹减少系统的开关频率并且禁用开关功率级。 因此,它是例如 可以在关闭音频放大器组件时尽量减少可听见的弹出。

    増幅器
    8.
    发明申请
    増幅器 审中-公开
    放大器

    公开(公告)号:WO2016084719A1

    公开(公告)日:2016-06-02

    申请号:PCT/JP2015/082629

    申请日:2015-11-19

    Abstract:  出力信号のS/N比を劣化させることなく一方のパスに設けた増幅器からのノイズ成分が出力信号から実質的に無くなるように構成可能とする。 入力ノードに接続されて第1中間信号を生成する第1増幅器と、前記第1中間信号を前記入力ノードに帰還させる帰還抵抗と、前記第1中間信号を受け取って第2中間信号を生成する減衰器と、前記入力ノードに接続されて第3中間信号を生成する第2増幅器と、前記入力ノードに接続されて第4中間信号を生成する第3増幅器と、前記第2中間信号と前記第3中間信号と前記第4中間信号とを用いて出力信号を生成する加算器と、を備えた増幅器。

    Abstract translation: 本发明使得可以实现从输出信号基本上消除来自一个路径中设置的放大器的噪声分量而不会导致输出信号的S / N比降低的结构。 该放大器设置有:第一放大器,其连接到输入节点并且产生第一中间信号; 反馈电阻,其将第一中间信号反馈回输入节点; 衰减器,其接收第一中间信号并产生第二中间信号; 第二放大器,连接到输入节点并产生第三中间​​信号; 第三放大器,连接到输入节点并产生第四中间信号; 以及使用第二中间信号,第三中间信号和第四中间信号来生成输出信号的加法器。

    POWER AMPLIFIER WITH INPUT POWER PROTECTION CIRCUITS
    9.
    发明申请
    POWER AMPLIFIER WITH INPUT POWER PROTECTION CIRCUITS 审中-公开
    具有输入电源保护电路的功率放大器

    公开(公告)号:WO2015006505A1

    公开(公告)日:2015-01-15

    申请号:PCT/US2014/046043

    申请日:2014-07-09

    Abstract: An RF power amplifier circuit and input power limiter circuits are disclosed. A power detector generates a voltage output proportional to a power level of an input signal. There is a directional coupler with a first port connected to a transmit signal input, a second port connected to the input matching network, and a third port connected to the power detector. A first power amplifier stage with an input is connected to the input matching network and an output is connected to the transmit signal output. A control circuit connected to the power detector generates a gain reduction signal based upon a comparison of the voltage output from the power detector to predefined voltage levels corresponding to specific power levels of the input signal. Overall gain of the RF power amplifier circuit is reduced based upon the gain reduction signal that adjusts the configurations of the circuit components.

    Abstract translation: 公开了RF功率放大器电路和输入功率限制器电路。 功率检测器产生与输入信号的功率电平成比例的电压输出。 存在定向耦合器,其中第一端口连接到发射信号输入,连接到输入匹配网络的第二端口和连接到功率检测器的第三端口。 具有输入的第一功率放大器级连接到输入匹配网络,并且输出端连接到发射信号输出端。 连接到功率检测器的控制电路基于从功率检测器输出的电压与对应于输入信号的特定功率电平的预定电压电平的比较产生增益减小信号。 基于调整电路部件的配置的增益减小信号,RF功率放大器电路的总体增益被减小。

    AN ATTENUATOR
    10.
    发明授权

    公开(公告)号:EP3228005B1

    公开(公告)日:2018-08-15

    申请号:EP14809352.9

    申请日:2014-12-03

    Abstract: An attenuator for attenuating a signal is disclosed. The attenuator comprises a differential input port with a positive input node and a negative input node to receive the signal; and a differential output port with a positive output node and a negative output node to output the attenuated signal. The attenuator further comprises a first switched resistor network connected between the positive input node and the positive output node; and a second switched resistor network connected between the negative input node and the negative output node. Further a pair of compensation paths is connected to the first and second switched resistor networks for cancellation their parasitic leakages, where a first compensation path is connected between the positive input node and the negative output node, and a second compensation path is connected between the negative input node and the positive output node. The attenuator further comprises a control circuit to generate control signals for controlling the first and second switched resistor networks.

Patent Agency Ranking