-
公开(公告)号：US12131402B2
公开(公告)日：2024-10-29
申请号：US17749275
申请日：2022-05-20
Applicant: Intel Corporation
Inventor： Altug Koker , Ingo Wald , David Puffer , Subramaniam M. Maiyuran , Prasoonkumar Surti , Balaji Vembu , Guei-Yuan Lueh , Murali Ramadoss , Abhishek R. Appu , Joydeep Ray
CPC classification number: G06T1/20 , G06F9/3009 , G06F9/30185 , G06F9/3851 , G06F9/461 , G06F9/4843
Abstract: One embodiment provides a graphics processor comprising a system interface and circuitry coupled with the system interface. The circuitry includes an execution resource and a preemption status register. The execution resource is configured to execute an instruction. During execution of the instruction, the execution resource is to receive a request to preempt execution of a thread associated with the instruction and, based on a value stored in the preemption status register, execute at least one additional instruction after receipt of the request to preempt execution of the thread.
-
12.发明授权公开(公告)号：US10977853B2
公开(公告)日：2021-04-13
申请号：US16791719
申请日：2020-02-14
Applicant: Intel Corporation
Inventor： Ingo Wald , Gabor Liktor , Carsten Benthin , Carson Brownlee , Johannes Guenther , Jefferson D. Amstutz
Abstract: An apparatus and method for compressing ray tracing data prior to transmission between nodes. For example, one embodiment of an apparatus comprises: a first node comprising a first ray tracing engine, the first node communicatively coupled to a second node comprising a second ray tracing engine; first compression circuitry coupled to the first ray tracing engine, the first compression circuitry to perform compression on ray tracing data of the first ray tracing engine to produce a first compressed stream of ray tracing data; and interface circuitry to transmit the first compressed stream of ray tracing data from the first node to the second node.
-
公开(公告)号：US10922790B2
公开(公告)日：2021-02-16
申请号：US16230501
申请日：2018-12-21
Applicant: Intel Corporation
Inventor： Carson Brownlee , Ingo Wald , Attila Afra , Johannes Guenther , Jefferson Amstutz , Carsten Benthin
Abstract: Apparatus and method for denoising of images generated by a rendering engine such as a ray tracing engine. For example, one embodiment of a system or apparatus comprises: A system comprising: a plurality of nodes to perform ray tracing operations; a dispatcher node to dispatch graphics work to the plurality of nodes, each node to perform ray tracing to render a region of an image frame; at least a first node of the plurality comprising: a ray-tracing renderer to perform ray tracing to render a first region of the image frame; and a denoiser to perform denoising of the first region using a combination of data associated with the first region and data associated with a region outside of the first region, at least some of the data associated with the region outside of the first region to be retrieved from at least one other node.
-
公开(公告)号：US10921884B2
公开(公告)日：2021-02-16
申请号：US16453189
申请日：2019-06-26
Applicant: INTEL CORPORATION
Inventor： Tomas G. Akenine-Moller , Robert M. Toth , Ingo Wald , Aditya S. Yanamandra , Brent E. Insko , Michael Apodaca , Prasoonkumar Surti
Abstract: A virtual reality apparatus and method are described. For example, one embodiment of an apparatus comprises: a compute cluster comprising global illumination circuitry and/or logic to perform global illumination operations on graphics data in response to execution of a virtual reality application and to responsively generate a stream of samples; a filtering/compression module to perform filtering and/or compression operations on the stream of samples to generate filtered/compressed samples; a network interface to communicatively couple the compute cluster to a network, the filtered/compressed samples to be streamed over the network; a render node to receive the filtered/compressed samples streamed over the network, the render node comprising: decompression circuitry/logic to decompress the filtered/compressed samples to generate decompressed samples; a sample buffer to store the decompressed samples; and sample insertion circuitry/logic to asynchronously insert samples into a light field rendered by a light field rendering circuit/logic.
-
公开(公告)号：US10861216B2
公开(公告)日：2020-12-08
申请号：US15482709
申请日：2017-04-07
Applicant: Intel Corporation
Inventor： Carsten Benthin , Ingo Wald , Gabor Liktor , Johannes Guenther , Elmoustapha Ould-Ahmed-Vall
Abstract: An apparatus and method for performing BVH compression and decompression concurrently with stores and loads, respectively. For example, one embodiment comprises: bounding volume hierarchy (BVH) construction circuitry to build a BVH based on a set of input primitives, the BVH comprising a plurality of uncompressed coordinates; traversal/intersection circuitry to traverse one or more rays through the BVH and determine intersections with the set of input primitives using the uncompressed coordinates; store with compression circuitry to compress the BVH including the plurality of uncompressed coordinates to generate a compressed BVH with compressed coordinates and to store the compressed BVH to a memory subsystem; and load with decompression circuitry to decompress the BVH including the compressed coordinates to generate a decompressed BVH with the uncompressed coordinates and to load the decompressed BVH with uncompressed coordinates to a cache and/or a set of registers accessible by the traversal/intersection circuitry.
-
Patent Agency Ranking
公开(公告)号：US10580189B2
公开(公告)日：2020-03-03
申请号：US15268498
申请日：2016-09-16
Applicant: Intel Corporation
Inventor： Tomas G. Akenine-Moller , Ingo Wald
Abstract: An apparatus and method for efficient ray tracing. For example, one embodiment of an apparatus comprises: a general purpose processor to generate a plurality of ray streams; a first hardware queue to receive the ray streams generated by the general purpose processor; a graphics processing unit (GPU) comprising a plurality of execution units (EUs) to process the ray streams from the first hardware queue; a second hardware queue to store graphics processing jobs submitted by the GPU; the general purpose processor to process the jobs submitted by the GPU and share results with the GPU.
-
17.发明授权公开(公告)号：US10297073B2
公开(公告)日：2019-05-21
申请号：US15053693
申请日：2016-02-25
Applicant: Intel Corporation
Inventor： Ingo Wald
Abstract: Embodiments provide for a graphics processing apparatus including logic to receive data from an input buffer. The data can define a set of data points, where each data point includes one or more dimensions. The logic is configured to process the received data points to perform in-place construct a left-balanced and complete point k-d tree of the data points within the input buffer.
-
公开(公告)号：US11562468B2
公开(公告)日：2023-01-24
申请号：US17171925
申请日：2021-02-09
Applicant: Intel Corporation
Inventor： Carson Brownlee , Ingo Wald , Attila Afra , Johannes Guenther , Jefferson Amstutz , Carsten Benthin
Abstract: Apparatus and method for denoising of images generated by a rendering engine such as a ray tracing engine. For example, one embodiment of a system or apparatus comprises: A system comprising: a plurality of nodes to perform ray tracing operations; a dispatcher node to dispatch graphics work to the plurality of nodes, each node to perform ray tracing to render a region of an image frame; at least a first node of the plurality comprising: a ray-tracing renderer to perform ray tracing to render a first region of the image frame; and a denoiser to perform denoising of the first region using a combination of data associated with the first region and data associated with a region outside of the first region, at least some of the data associated with the region outside of the first region to be retrieved from at least one other node.
-
公开(公告)号：US11269409B2
公开(公告)日：2022-03-08
申请号：US16867248
申请日：2020-05-05
Applicant: Intel Corporation
Inventor： Ingo Wald , Brent E. Insko , Prasoonkumar Surti , Adam T. Lake , Peter L. Doyle , Daniel Pohl
Abstract: One embodiment of a virtual reality apparatus comprises: a graphics processing engine comprising a plurality of graphics processing stages, the graphics processing engine to render a plurality of image frames for left and right displays of a head mounted display (HMD); and foveation control hardware logic to independently control two or more of the plurality of graphics processing stages based on feedback received from an eye tracking module of the HMD, the feedback indicating a foveated region selected based on a current or anticipated direction of a user's gaze, the foveation control hardware logic to cause the two or more of the graphics processing stages to process the foveated region differently than other regions of the image frames.
-
20.发明申请公开(公告)号：US20220068009A1
公开(公告)日：2022-03-03
申请号：US17473770
申请日：2021-09-13
Applicant: INTEL CORPORATION
Inventor： Ingo Wald , Carsten Benthin , Sven Woop
Abstract: Apparatus and method for programmable ray tracing with hardware acceleration on a graphics processor. For example, one embodiment of a graphics processor comprises shader execution circuitry to execute a plurality of programmable ray tracing shaders. The shader execution circuitry includes a plurality of single instruction multiple data (SIMD) execution units. Sorting circuitry regroups data associated with one or more of the programmable ray tracing shaders to increase occupancy for SIMD operations performed by the SIMD execution units; and fixed-function intersection circuitry coupled to the shader execution circuitry detects intersections between rays and bounding volume hierarchies (BVHs) and/or objects contained therein and to provide results indicating the intersections to the sorting circuitry.
-
-
-
-
-
-
-
-
-
Search Results
54
records
(took 0.021 seconds)
