中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

19 records (took 0.017 seconds)

    Call Management Interfaces
    3.
    发明申请
    Call Management Interfaces 有权
    呼叫管理接口

    公开(公告)号：US20110110511A1

    公开(公告)日：2011-05-12

    申请号：US12905537

    申请日：2010-10-15

    Applicant: Vlad Vendrow ,  Vladimir Shmunis ,  Vi Chau ,  Praful Shah ,  Natasha Nayberg

    Inventor： Vlad Vendrow ,  Vladimir Shmunis ,  Vi Chau ,  Praful Shah ,  Natasha Nayberg

    IPC: H04M3/42

    CPC classification number: H04W4/90 ,  H04L12/66 ,  H04M3/42161 ,  H04M3/4234 ,  H04M2201/42

    Abstract: Systems, methods and computer program products for generating and displaying various user interfaces for configuring one or more call handling rules associated with managing virtual PBX services rendered at an extension are described. The user interfaces can be used to configure virtual PBX services for a single- or multi-extension environment. The virtual PBX services can provide, for example, a main number, and calls made to the main number can be managed according to one or more sets of call handling rules associated with the virtual PBX services and which can be configured through the user interfaces. The user interfaces can be web-based interfaces accessible through a browser, and can be accessed only after a user or administrator has setup and activated the virtual PBX services.

    Abstract translation: 描述用于生成和显示各种用户界面的系统，方法和计算机程序产品，用于配置与管理在扩展处呈现的虚拟PBX服务相关联的一个或多个呼叫处理规则。 用户界面可用于为单扩展或多扩展环境配置虚拟PBX服务。 虚拟PBX服务可以提供例如主号码，并且可以根据与虚拟PBX服务相关联的一组或多组呼叫处理规则来管理对主号码的呼叫，并且可以通过用户界面来配置。 用户界面可以是通过浏览器访问的基于Web的界面，只有在用户或管理员设置并激活了虚拟PBX服务后才能访问。

    Linked caches memory for storing units of information
    4.
    发明授权
    Linked caches memory for storing units of information 失效
    链接缓存用于存储信息单元的存储器

    公开(公告)号：US5745727A

    公开(公告)日：1998-04-28

    申请号：US843315

    申请日：1997-04-15

    Applicant: Vi Chau ,  Stuart Berman ,  Peter Fiacco

    Inventor： Vi Chau ,  Stuart Berman ,  Peter Fiacco

    IPC: G06F13/00 ,  G06F12/00 ,  G06F12/08 ,  H04L12/56

    CPC classification number: G06F12/0897

    Abstract: A method and apparatus for linking two independent caches which have related information stored therein. Each unit of information stored in a first cache memory is associated with one unit of information stored in the second cache memory. Each unit of information stored in the first cache memory includes a pointer or index to the associated information unit in the second cache memory. Each information unit stored in the second cache is only stored once, regardless of the number of units in the first cache that are associated with a particular unit within the second cache. Therefore, even if more than one unit of information within the first cache memory is associated with the same unit of information within the second cache memory, that unit of information stored in the second cache memory is only stored once.

    Abstract translation: 一种用于链接具有存储在其中的相关信息的两个独立高速缓存的方法和装置。 存储在第一高速缓冲存储器中的每个信息单元与存储在第二高速缓冲存储器中的一个信息单元相关联。 存储在第一高速缓冲存储器中的每个信息单元包括指向第二高速缓冲存储器中的关联信息单元的指针或索引。 存储在第二高速缓存中的每个信息单元仅存储一次，而与第二高速缓存中的特定单元相关联的第一高速缓存中的单元数量无关。 因此，即使第一高速缓冲存储器内的多于一个信息单元与第二高速缓冲存储器内的相同信息单元相关联，也只存储存储在第二高速缓冲存储器中的信息单元一次。

    Byte level protection in PCI-Express devices
    5.
    发明授权
    Byte level protection in PCI-Express devices 有权
    PCI-Express设备中的字节级别保护

    公开(公告)号：US07681102B2

    公开(公告)日：2010-03-16

    申请号：US11396748

    申请日：2006-04-03

    Applicant: Bradley S. Sonksen ,  Vi Chau

    Inventor： Bradley S. Sonksen ,  Vi Chau

    IPC: H03M13/00

    CPC classification number: G06F11/10

    Abstract: Method and system for protecting data in a PCI-Express device is provided. The method includes adding error correction code (ECC) to every byte of data that enters a PCI-Express Transaction Handler (“PTH”) Module and is destined for a host system memory or destined to another device, before the data is aligned within the PTH module; verifying the ECC code for every byte of the data before the data leaves the PTH module; and generating the ECC code for a data block size, wherein the data block size depends on the destination of the data.

    Abstract translation: 提供了一种用于保护PCI-Express设备中的数据的方法和系统。 该方法包括：在数据对准内部的数据之前，将进入PCI-Express事务处理器（“PTH”）模块的数据的每个字节添加纠错码（ECC），并将其指定给主机系统存储器或发往另一个设备 PTH模块; 在数据离开PTH模块之前验证数据的每个字节的ECC代码; 以及生成用于数据块大小的ECC码，其中数据块大小取决于数据的目的地。

    Elastic bus interface data buffer
    6.
    发明授权
    Elastic bus interface data buffer 失效
    弹性总线接口数据缓冲

    公开(公告)号：US5838936A

    公开(公告)日：1998-11-17

    申请号：US813271

    申请日：1997-03-10

    Applicant: Vi Chau ,  Sam Su ,  Dan Tarr

    Inventor： Vi Chau ,  Sam Su ,  Dan Tarr

    IPC: G06F13/42 ,  G06F1/12 ,  G06F13/38 ,  G06F13/40 ,  G06F9/38

    CPC classification number: G06F13/405 ,  Y02B60/1228 ,  Y02B60/1235

    Abstract: An elastic bus interface receives and registers an external data transfer signal and generates an internal data transfer signal that always begins at the beginning of the subsequent clock cycle regardless of the time of arrival of the external data transfer signal. By employing a plurality of data output registers in a pipeline and using only the internal data transfer signal, data is fed to a bus so as to ensure that almost a complete clock cycle is available for setup time to accomplish data transfer. The invention can operate with high speed buses using only simple conventional circuitry and modest process geometries requiring only minimal chip area and power.

    Abstract translation: 弹性总线接口接收和注册外部数据传输信号，并产生一个始终从后续时钟周期开始的内部数据传输信号，无论外部数据传输信号的到达时间如何。 通过在流水线中采用多个数据输出寄存器并且仅使用内部数据传送信号，将数据馈送到总线，以确保几乎完整的时钟周期可用于建立时间以完成数据传输。 本发明可以使用仅使用简单的常规电路和仅需要最小芯片面积和功率的适中的工艺几何形状的高速总线来操作。

    Call management interfaces
    7.
    发明授权
    Call management interfaces 有权
    呼叫管理界面

    公开(公告)号：US08355496B2

    公开(公告)日：2013-01-15

    申请号：US12905537

    申请日：2010-10-15

    Applicant: Vlad Vendrow ,  Vladimir Shmunis ,  Vi Chau ,  Praful Shah ,  Natalie Nayberg

    Inventor： Vlad Vendrow ,  Vladimir Shmunis ,  Vi Chau ,  Praful Shah ,  Natalie Nayberg

    IPC: H04M7/00

    CPC classification number: H04W4/90 ,  H04L12/66 ,  H04M3/42161 ,  H04M3/4234 ,  H04M2201/42

    Abstract: Systems, methods and computer program products for generating and displaying various user interfaces for configuring one or more call handling rules associated with managing virtual PBX services rendered at an extension are described. The user interfaces can be used to configure virtual PBX services for a single- or multi-extension environment. The virtual PBX services can provide, for example, a main number, and calls made to the main number can be managed according to one or more sets of call handling rules associated with the virtual PBX services and which can be configured through the user interfaces. The user interfaces can be web-based interfaces accessible through a browser, and can be accessed only after a user or administrator has setup and activated the virtual PBX services.

    Abstract translation: 描述用于生成和显示各种用户界面的系统，方法和计算机程序产品，用于配置与管理在扩展处呈现的虚拟PBX服务相关联的一个或多个呼叫处理规则。 用户界面可用于为单扩展或多扩展环境配置虚拟PBX服务。 虚拟PBX服务可以提供例如主号码，并且可以根据与虚拟PBX服务相关联的一组或多组呼叫处理规则来管理对主号码的呼叫，并且可以通过用户界面来配置。 用户界面可以是通过浏览器访问的基于Web的界面，只有在用户或管理员设置并激活了虚拟PBX服务后才能访问。

    Efficient transmission buffer management system
    10.
    发明授权
    Efficient transmission buffer management system 有权
    高效的传输缓冲管理系统

    公开(公告)号：US6041397A

    公开(公告)日：2000-03-21

    申请号：US229464

    申请日：1999-01-12

    Applicant: Wayne Rickard ,  Peter Fiacco ,  Vi Chau

    Inventor： Wayne Rickard ,  Peter Fiacco ,  Vi Chau

    IPC: G06F13/00 ,  G06F5/06 ,  G06F12/02 ,  H04L13/08 ,  G06F12/00

    CPC classification number: G06F5/06 ,  G06F12/023 ,  G06F2205/064

    Abstract: A system is configured to provide an efficient management or control of a buffer memory system. The system can also be used to transmit data between communicating components of a computer system. A first-in-first-out memory stores a list of buffer pointers, and control logic returns buffer pointers from the transmit registers, and moves buffer pointers to the bottom of the FIFO memory.

    Abstract translation: 系统被配置为提供缓冲存储器系统的有效管理或控制。 该系统还可用于在计算机系统的通信组件之间传输数据。 先进先出的存储器存储缓冲器指针的列表，并且控制逻辑从发送寄存器返回缓冲器指针，并将缓冲器指针移动到FIFO存储器的底部。

Patent Agency Ranking