Dynamic reconfiguration and management of memory using field programmable gate arrays

    公开(公告)号:US10649918B2

    公开(公告)日:2020-05-12

    申请号:US15718640

    申请日:2017-09-28

    Abstract: Techniques are provided for managing memory hot-add to a computing platform. A system implementing the techniques according to an embodiment includes a Field Programmable Gate Array (FPGA) memory controller (FMC) including a Memory Reference Code (MRC) Register Transfer Level (RTL) module to perform training of a memory module in response to receiving a memory hot-add event notification associated with the memory module. The MRC training includes memory timing adjustment based on configuration policies. The system also includes a management controller circuit to communicate with a remote administration server over a secure out-of-band network channel. The communication includes the configuration policies to be applied by the FMC circuit to the memory module. The FMC circuit further includes an analytics RTL module to perform bandwidth analysis and traffic prioritization, an encryption RTL module to perform encryption, and an error correction code (ECC) RTL module in conjunction with the configuration policies.

    DYNAMIC RECONFIGURATION AND MANAGEMENT OF MEMORY USING FIELD PROGRAMMABLE GATE ARRAYS

    公开(公告)号:US20190095352A1

    公开(公告)日:2019-03-28

    申请号:US15718640

    申请日:2017-09-28

    Abstract: Techniques are provided for managing memory hot-add to a computing platform. A system implementing the techniques according to an embodiment includes a Field Programmable Gate Array (FPGA) memory controller (FMC) including a Memory Reference Code (MRC) Register Transfer Level (RTL) module to perform training of a memory module in response to receiving a memory hot-add event notification associated with the memory module. The MRC training includes memory timing adjustment based on configuration policies. The system also includes a management controller circuit to communicate with a remote administration server over a secure out-of-band network channel. The communication includes the configuration policies to be applied by the FMC circuit to the memory module. The FMC circuit further includes an analytics RTL module to perform bandwidth analysis and traffic prioritization, an encryption RTL module to perform encryption, and an error correction code (ECC) RTL module in conjunction with the configuration policies.

Patent Agency Ranking