公开(公告)号：DE3479454D1

公开(公告)日：1989-09-21

申请号：DE3479454

申请日：1984-11-14

Applicant: IBM

Inventor： GUM PETER H ,  HOUGH ROGER E ,  TALLMAN PETER H ,  CURLEE THOMAS O

IPC: G06F9/455 ,  G06F9/48 ,  G06F12/10 ,  G06F9/46 ,  G06F9/44

公开(公告)号：CA1213986A

公开(公告)日：1986-11-12

申请号：CA465434

申请日：1984-10-15

Applicant: IBM

Inventor： GUM PETER H ,  HOUGH ROGER E ,  TALLMAN PETER H ,  CURLEE THOMAS O III

IPC: G06F9/455 ,  G06F9/48 ,  G06F12/10 ,  G06F9/44

Abstract: The disclosed embodiments enable address translations for a virtual machine in the TLB of a CPU to be retained from exiting a SIE (start interpretive execution) instruction to the next SIE entry to interpretive execution for the same guest (virtual machine CPU). Conditions are defined which determine when guest TLB entries must be invalidated. These conditions require invalidation of guest TLB entries only within and on entry to interpretive execution. A single invalidation of guest TLB entries on entry to interpretive execution is required for any number of conditions recognized while a CPU is not in interpretive execution state. For a guest in a virtual multi-processor (MP) machine, an interlock is provided lo allow the use of guest virtual addresses by host instruction simulation and the need for guest TLB invalidation is broadcast to all other real CPUs in a real MP system so that all guest TLBs on all real CPUs can be invalidated to maintain integrity. No broadcast or interlock is needed for a guest in a virtual uni-processor (UP) machine.