中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

35 records (took 0.024 seconds)

    2.
    发明专利
    未知

    公开(公告)号：NO167341B

    公开(公告)日：1991-07-15

    申请号：NO833922

    申请日：1983-10-27

    Applicant: TANDEM COMPUTERS INC

    Inventor： ALLEN JAMES CONARD ,  BARTLETT WENDY BOHLE ,  JOHNSON HOKE STEPHENS ,  FISHER STEVEN DEREK ,  LARSON RICHARD OLIVER ,  PECK JOHN CHARLES

    IPC: G06F13/00 ,  G06F15/173 ,  G06F15/16

    Abstract: A plurality of multiprocessor systems (a, b ...n) is arranged in a high speed network to allow any processor (10) in one system to communicate with any processor (10) in another system. The network may be configured as a multi- node dual bidirectional ring having a multiprocessor system at each node (18, 20). Packets of information can be passed around the ring in either of two directions and are temporarily stored in buffer memory locations dedicated to a selected destination processor (10) in a selected direction between each successive transfer between neighbouring nodes (18, 20). The buffer locations are managed so that a node (18, 20) can request an adjacent node (18, 20) to stop transmitting packets if the buffer is becoming full from that direction and request resumption of transmission of packets as the buffer empties.

    3.
    发明专利
    未知

    公开(公告)号：DK490783A

    公开(公告)日：1984-04-29

    申请号：DK490783

    申请日：1983-10-26

    Applicant: TANDEM COMPUTERS INC

    Inventor： ALLEN JAMES CONARD ,  BARTLETT WENDY BOHLE ,  JOHNSON HOKE STEPHENS ,  FISHER STEVEN DEREK ,  LARSON RICHARD OLIVER ,  PECK JOHN CHARLES

    IPC: G06F13/00 ,  G06F15/173 ,  G06F

    Abstract: A plurality of multiprocessor systems (a, b ...n) is arranged in a high speed network to allow any processor (10) in one system to communicate with any processor (10) in another system. The network may be configured as a multi- node dual bidirectional ring having a multiprocessor system at each node (18, 20). Packets of information can be passed around the ring in either of two directions and are temporarily stored in buffer memory locations dedicated to a selected destination processor (10) in a selected direction between each successive transfer between neighbouring nodes (18, 20). The buffer locations are managed so that a node (18, 20) can request an adjacent node (18, 20) to stop transmitting packets if the buffer is becoming full from that direction and request resumption of transmission of packets as the buffer empties.

    4.
    发明专利
    未知

    公开(公告)号：DK490783D0

    公开(公告)日：1983-10-26

    申请号：DK490783

    申请日：1983-10-26

    Applicant: TANDEM COMPUTERS INC

    Inventor： ALLEN JAMES CONARD ,  BARTLETT WENDY BOHLE ,  JOHSON HOKE STEPHENS ,  FISHER STEVEN DEREK ,  LARSON RICHARD OLIVER ,  PECK JOHN CHARLES

    IPC: G06F13/00 ,  G06F15/173 ,  G06F

    Abstract: A plurality of multiprocessor systems (a, b ...n) is arranged in a high speed network to allow any processor (10) in one system to communicate with any processor (10) in another system. The network may be configured as a multi- node dual bidirectional ring having a multiprocessor system at each node (18, 20). Packets of information can be passed around the ring in either of two directions and are temporarily stored in buffer memory locations dedicated to a selected destination processor (10) in a selected direction between each successive transfer between neighbouring nodes (18, 20). The buffer locations are managed so that a node (18, 20) can request an adjacent node (18, 20) to stop transmitting packets if the buffer is becoming full from that direction and request resumption of transmission of packets as the buffer empties.

    9.
    发明专利
    未知

    公开(公告)号：NO833922L

    公开(公告)日：1984-04-30

    申请号：NO833922

    申请日：1983-10-27

    Applicant: TANDEM COMPUTERS INC

    Inventor： ALLEN JAMES CONARD ,  BARTLETT WENDY BOHLE ,  JOHNSON HOKE STEPHENS ,  FISHER STEVEN DEREK ,  LARSON RICHARD OLIVER ,  PECK JOHN CHARLES

    IPC: G06F13/00 ,  G06F15/173 ,  G06F

    Abstract: A plurality of multiprocessor systems (a, b ...n) is arranged in a high speed network to allow any processor (10) in one system to communicate with any processor (10) in another system. The network may be configured as a multi- node dual bidirectional ring having a multiprocessor system at each node (18, 20). Packets of information can be passed around the ring in either of two directions and are temporarily stored in buffer memory locations dedicated to a selected destination processor (10) in a selected direction between each successive transfer between neighbouring nodes (18, 20). The buffer locations are managed so that a node (18, 20) can request an adjacent node (18, 20) to stop transmitting packets if the buffer is becoming full from that direction and request resumption of transmission of packets as the buffer empties.

Patent Agency Ranking