Abstract:
PROBLEM TO BE SOLVED: To provide a double gate transistor and a method of forming the same which facilitates the formation of different transistors having different threshold voltages. SOLUTION: Transistors having different body widths are formed. By forming double gate transistors with different body widths, double gate transistors having different threshold voltages can be formed without adding excessive process complexity. The formation of the double gate transistors having different threshold voltages is implemented using a fin-type double gated structure. In the fin-type structure, the double gates are formed on each side of the body, with the body being disposed horizontally between the gates. COPYRIGHT: (C)2003,JPO
Abstract:
PROBLEM TO BE SOLVED: To provide an SOI FET(field effect transistor) integrated circuit having an intentionally introduced parasitic FET between a body and the source of a main transistor. SOLUTION: This is an SOI NFET which regulates automatically high voltage operation by the introduction of a body tie activated in response to the voltage of the body. The body tie is activated by a parasitic FET having a body of a main transistor as a source, body being the lower side part of the main transistor, a drain short-circuited to the source of the main transistor, and a gate being an SOI substrate (having an embedded oxide layer as a gate oxide). Thus, the performance is not disadvantageous at low voltages, and a chip area is scarcely consumed.
Abstract:
PROBLEM TO BE SOLVED: To provide a body contact hybrid surface semiconductor-on-insulator (HSSOI) device formed on a semiconductor-on-insulator (SOI) substrate, and a manufacturing method thereof. SOLUTION: A portion of a top semiconductor layer of the SOI substrate is patterned into a semiconductor fin 18 having substantially vertical sidewalls. A portion of a body region of the semiconductor fin is exposed on a top surface of the semiconductor fin between two source regions 62 having a doping of a conductivity type opposite to a body region 20 of the semiconductor fin. A metal semiconductor alloy portion 82 is formed directly on the two source regions and the top surface of the exposed body region between the two source regions. The doping concentration of the exposed top portion of the body region can be increased by ion implantation to provide a low-resistance contact to the body region, or a recombination region having a high-density of crystalline defects can be formed. COPYRIGHT: (C)2010,JPO&INPIT
Abstract:
PROBLEM TO BE SOLVED: To provide a semiconductor structure capable of performing signal isolation which is enhanced with respect to a semiconductor device from a bottom semiconductor layer in an SOI (Semiconductor On Insulator) substrate, a method for manufacturing the semiconductor structure, and a method for operating the semiconductor structure. SOLUTION: In a method for forming a semiconductor structure, a doped contact region 18 having an opposite conductivity type as a bottom semiconductor layer 10 is provided under a buried insulator layer 20 in the bottom semiconductor layer 10, and at least one conductive via structure 47 and 77 extends from an interconnect-level metal line 94 through a middle-of-line (MOL) dielectric layer 80, a shallow trench isolation structure 33 in a top semiconductor layer 30, and a buried insulator layer 20 to the doped contact region 18. COPYRIGHT: (C)2010,JPO&INPIT
Abstract:
PROBLEM TO BE SOLVED: To provide a method for forming a semiconductor structure including a plurality of fin FET devices. SOLUTION: This invention concretely provides the method for forming the semiconductor structure including a plurality of fin FET devices, and provides a method for using a mask getting across it together with a chemical oxide removing (COR) process when a rectangular pattern is formed to demarcate a relatively fine fin. This method further includes a step for uniting the adjacent fins together by selectively using a material comprising a silicon. This invention is further related to the semiconductor structure formed by using this method. COPYRIGHT: (C)2007,JPO&INPIT
Abstract:
PROBLEM TO BE SOLVED: To form a final hard mask used for etching a silicon fin of a FinFET. SOLUTION: A method using three masks is provided for forming a silicon mesa of a non FinFET device such as a register, a diode, a capacitor and a final hard mask used for etching a silicon fin and a silicon region of a source/drain of the FinFET. To be more specific, a first mask is used for generating a mandrel, a second mask is used for pattern-forming a side wall spacer of the mandrel, and a third mask is used for pattern-forming a box-like structure connected by one of the side spacers for positioning a gate conductor to the box-like structure. COPYRIGHT: (C)2007,JPO&INPIT
Abstract:
PROBLEM TO BE SOLVED: To provide an integrated semiconductor device formed on a substrate having different crystal orientations which give optimum performance to specific devices. SOLUTION: An integrated circuit structure that has a substrate having at least two types of crystal orientations is disclosed. Transistors of a first type (for example, NFETs) are formed on first portions of the substrate having a first type of crystal orientation, and transistors of a second type (for example, PFETs) are formed on second portions of the substrate having a second type of crystal orientation. Some of the first portions of the substrate comprise non-floating substrate portions, and the remaining first portions and all of the second portions of the substrate comprise floating substrate portions. COPYRIGHT: (C)2006,JPO&NCIPI
Abstract:
PROBLEM TO BE SOLVED: To provide a design capable of manufacturing a field-effect transistor which is fine in size and contains a sub-lithography channel length on an SOI wafer or a chip with a high degree of integration through a well-known and fully-developed process. SOLUTION: A short channel effect can be effectively restrained by the use of the impurity concentration of a steep gradient which can be accurately improved in shape and arranged at a proper position, and on the other hand, impurities are injected into a polysilicon seed adjacent to the conduction channel of a transistor and diffused into the conduction channel from the polysilicon seed to relax the allowance of a process. The polysilicon seed enables a polysilicon source/drain contact, which has a structure capable of reducing its current density and path length to an irreducible minimum and giving other mechanical advantages, to grow epitaxially from the polysilicon seed.