CONTROL, REDUCTION AND EQUALIZATION OF DELAYS IN A LOW-SIDE DRIVER STAGE

    公开(公告)号:CA2120868A1

    公开(公告)日:1994-10-10

    申请号:CA2120868

    申请日:1994-04-08

    Abstract: CONTROL, REDUCTION AND EQUALIZATION OF DELAYS IN A LOWSIDE DRIVER STAGE" The turn-off delay time of a low-side driver (output power transistor), may be independently reduced and eventually made identical to the turn-on delay time by employing an auxiliary current generator that may be controlled by the same switching signal that controls a current generator employed for discharging the control node of the low-side driver, in order to provide an augmented discharging current during a first phase of a turn-off process. The contribution to the capacitance discharge current provided by said third current generator is automatically interrupted by means responsive to the voltage present on the driving node of the low-side driver, when it approaches saturation.

    15.
    发明专利
    未知

    公开(公告)号:DE69319326D1

    公开(公告)日:1998-07-30

    申请号:DE69319326

    申请日:1993-04-09

    Abstract: The turn-off delay time of a low-side driver (output power transistor), may be independently reduced and eventually made identical to the turn-on delay time by employing an auxiliary current generator that may be controlled by the same switching signal that controls a current generator employed for discharging the control node of the low-side driver, in order to provide an augmented discharging current during a first phase of a turn-off process. The contribution to the capacitance discharge current provided by said third current generator is automatically interrupted by means responsive to the voltage present on the driving node of the low-side driver, when it approaches saturation.

    16.
    发明专利
    未知

    公开(公告)号:DE69421075D1

    公开(公告)日:1999-11-11

    申请号:DE69421075

    申请日:1994-06-10

    Abstract: The invention relates to a non-dissipative device for protecting against overloading an integrated circuit having multiple independent channels, being of the type which comprises an input terminal (IN) and an output terminal (OUT) having an integrated switch (1) connected therebetween which consists of a first or input portion (2), a logic gate (PL1) with two inputs (I3,I4) a second or control portion (3), and a third or output portion (4), all in series with one another. The device further comprises a circuit (A) for generating the on- and off-times (Ton,Toff) of the integrated switch (1) connected between an output (O4) of the third portion (4) and an input terminal (I4) of said logic gate (PL1).

    CIRCUIT FOR DETECTING SIGNAL OF TWO FEEDING POWER SUPPLIES ON ONE TRANSMISSION LINE

    公开(公告)号:JP2000196509A

    公开(公告)日:2000-07-14

    申请号:JP31805599

    申请日:1999-11-09

    Abstract: PROBLEM TO BE SOLVED: To obtain a circuit that has a similar function to that of a known circuit with a simple configuration without the need of a synchronizing signal. SOLUTION: The signal detection circuit that constructs a detection signal of a 2-feeding power supplies and one transmission line to be a positive and a negative changes in at least one supply voltage on wiring of the transmission line is provided with a low pass filter 20 that applies a prescribed reference voltage V+ nearly equal to a voltage of a line selected in advance from two lines connected to the two lines of the transmission line at its filter output terminal, a 1st threshold comparator 21 that has a reference input terminal 27 and a threshold input terminal 29 connected respectively to the output terminal 18 of the filter 20 and the pre-selected line in the two lines, and a 2nd threshold comparator 22 that has a reference input terminal 28 and a threshold input terminal 30 respectively connected to the pre-selected line in the two lines and the output terminal of the filter 20. The detection circuit is configured comparatively simply and requires no synchronizing signal for its operation and needs only a very small area for the provision of an integrated circuit.

    19.
    发明专利
    未知

    公开(公告)号:DE69421075T2

    公开(公告)日:2000-03-02

    申请号:DE69421075

    申请日:1994-06-10

    Abstract: The invention relates to a non-dissipative device for protecting against overloading an integrated circuit having multiple independent channels, being of the type which comprises an input terminal (IN) and an output terminal (OUT) having an integrated switch (1) connected therebetween which consists of a first or input portion (2), a logic gate (PL1) with two inputs (I3,I4) a second or control portion (3), and a third or output portion (4), all in series with one another. The device further comprises a circuit (A) for generating the on- and off-times (Ton,Toff) of the integrated switch (1) connected between an output (O4) of the third portion (4) and an input terminal (I4) of said logic gate (PL1).

Patent Agency Ranking