-
公开(公告)号:ITUB20153367A1
公开(公告)日:2017-03-03
申请号:ITUB20153367
申请日:2015-09-03
Applicant: ST MICROELECTRONICS SRL , ST MICROELECTRONICS DES & APPL
Inventor: MANGANO DANIELE , CARRANO MICHELE ALESSANDRO , DISTEFANO GAETANO , FRIED ANTONIN
IPC: G06F11/10
Abstract: In an embodiment, a method of managing memories (10) includes: - providing a first (11) memory module and a second memory module (12) each including a first (R1, R2) and a second (R4, R3) partition, - writing first data (DATA1) in the first partition (R1) of the first memory module (11) and second data (DATA2) in the first partition (R2) of the second memory module (12), and - selectively operating the first (11) and second (12) memory modules in a first operating mode or a second operating mode, where: - in the first operating mode, parity bits (PAR1) for the first data (DATA1) are written in the second partition (R3) of the second memory module (12) and parity bits (PAR2) for the second data (DATA2) are written in the second partition (R4) of the first memory module (11), - in the second operating mode, further data (ED1, ED2) are written in the place of parity bits (PAR1, PAR2) in the second partition (R4, R3) of one or both the first memory module (11) and the second memory module (12).
-
公开(公告)号:ITUB20151177A1
公开(公告)日:2016-11-26
申请号:ITUB20151177
申请日:2015-05-26
Applicant: ST MICROELECTRONICS SRL
Inventor: MANGANO DANIELE , CONDORELLI RICCARDO , DISTEFANO GAETANO
IPC: G06F20060101
-
公开(公告)号:IT201900002967A1
公开(公告)日:2020-08-28
申请号:IT201900002967
申请日:2019-02-28
Applicant: ST MICROELECTRONICS SRL
Inventor: DONDINI MIRKO , MANGANO DANIELE , PISASALE SALVATORE
IPC: H04W20090101
-
公开(公告)号:IT201900002961A1
公开(公告)日:2020-08-28
申请号:IT201900002961
申请日:2019-02-28
Applicant: ST MICROELECTRONICS SRL
Inventor: DONDINI MIRKO , MANGANO DANIELE , CONDORELLI RICCARDO
IPC: H03K20060101
-
公开(公告)号:FR3082071A1
公开(公告)日:2019-12-06
申请号:FR1870617
申请日:2018-05-29
Applicant: ST MICROELECTRONICS SRL , ST MICROELECTRONICS ROUSSET
Inventor: CUENCA MICHEL , GAILHARD BRUNO , MANGANO DANIELE
IPC: H02M3/335
Abstract: L'invention concerne un circuit électronique comprenant : - une alimentation à découpage (104) ; - un circuit de régulation linéaire de tension comprenant au moins un étage d'entrée et des premier et deuxième étages de sortie ; et - une première charge (102) pouvant être alimentée soit par l'alimentation à découpage en série avec le circuit de régulation soit par le circuit de régulation.
-
26.
公开(公告)号:ITTO20120406A1
公开(公告)日:2013-11-08
申请号:ITTO20120406
申请日:2012-05-07
Applicant: ST MICROELECTRONICS SRL
Inventor: MANGANO DANIELE
-
-
-
-
-