-
公开(公告)号:HK1036904A1
公开(公告)日:2002-01-18
申请号:HK01107760
申请日:2001-11-06
Applicant: INTEL CORP
Inventor: PIAZZA THOMAS A , COOK VAL G
Abstract: A method and apparatus for motion compensation of digital video data with a texture mapping engine is described. In general, the invention provides motion compensation by reconstructing a picture by predicting pixel colors from one or more reference pictures. The prediction can be forward, backward or bidirectional. The architecture described herein provides for reuse of texture mapping hardware components to accomplish motion compensation of digital video data. Bounding boxes and edge tests are modified such that complete macroblocks are processed for motion compensation. In addition, pixel data is written into a texture palette according to a first order based on Inverse Discrete Cosine Transform (IDCT) results and read out according to a second order optimized for locality of reference. A texture palette memory management scheme is provided to maintain current data and avoid overwriting of valid data when motion compensation commands are pipelined.
-
公开(公告)号:AU2593400A
公开(公告)日:2000-07-24
申请号:AU2593400
申请日:1999-12-21
Applicant: INTEL CORP
Inventor: CLOHSET STEVE J , DIEP TRUNG A , GANDHI WISHWESH , PIAZZA THOMAS A , SREENIVAS ADITYA , TRIEU TUONG P
IPC: G06F12/00 , G06F12/02 , G06F13/18 , G06F13/362
Abstract: According to one embodiment, a computer system is disclosed that includes a memory and a memory controller coupled to the memory. The memory controller includes an arbitration unit that may be programmed to operate according to a first arbitration mode or a second arbitration mode. The computer system also includes a first device and a second device coupled to the arbitration unit. According to a further embodiment, the first device is assigned a higher priority classification than the second device for accessing the memory while the arbitration unit is operating according to the first arbitration mode. In addition, the first device and the second device are assigned equal priority classifications for accessing the memory while the arbitration unit is operating according to the second arbitration mode.
-