-
公开(公告)号:DE69324789D1
公开(公告)日:1999-06-10
申请号:DE69324789
申请日:1993-01-29
Applicant: ST MICROELECTRONICS SRL
Inventor: GOLLA CARLA , CREMONESI ALESSANDRO
-
公开(公告)号:DE69316186T2
公开(公告)日:1998-04-16
申请号:DE69316186
申请日:1993-01-29
Applicant: ST MICROELECTRONICS SRL
Inventor: GOLLA CARLA , CREMONESI ALESSANDRO
Abstract: A method of filtering digital signals having a high dynamic range comprises the steps of: splitting the sampled input signal (S) into at least two portions; addressing each of said portions (S1,S2,...,Sm) to a respective program filter (2), and performing each filtering operation in parallel and independently; and reconstituting an output signal by summing together the digital outputs from each filter (2).
-
公开(公告)号:DE69316186D1
公开(公告)日:1998-02-12
申请号:DE69316186
申请日:1993-01-29
Applicant: ST MICROELECTRONICS SRL
Inventor: GOLLA CARLA , CREMONESI ALESSANDRO
Abstract: A method of filtering digital signals having a high dynamic range comprises the steps of: splitting the sampled input signal (S) into at least two portions; addressing each of said portions (S1,S2,...,Sm) to a respective program filter (2), and performing each filtering operation in parallel and independently; and reconstituting an output signal by summing together the digital outputs from each filter (2).
-
公开(公告)号:DE69222626D1
公开(公告)日:1997-11-13
申请号:DE69222626
申请日:1992-04-10
Applicant: ST MICROELECTRONICS SRL
Inventor: GOLLA CARLA , SALI MAURO L
Abstract: A high-resolution digital filter of a type which comprises a memory structure receiving as input a sampled digital signal, and an adder chain with delay blocks therebetween, the adders being connected to memory outputs to convert the input signal into an output signal having predetermined frequency response characteristics, has the memory structure made up of at least one pair of non-volatile memories (3,4) being input each one portion (x(n)1,x(n)2) only of the sampled signal.
-
-
-