-
公开(公告)号：KR1020160147451A
公开(公告)日：2016-12-23
申请号：KR1020150084217
申请日：2015-06-15
Applicant: 한국전자통신연구원
IPC: G06F9/455
CPC classification number: G06F9/45558 , G06F2009/45562 , G06F2009/45583
Abstract: 디스크에집중되는부하를제거하기위해서가상데스크탑이미지를메인메모리에저장하고, 이를사용하여운영하는인메모리가상데스크탑시스템을제시한다. 제시된시스템은가상데스크탑이미지가저장된메인메모리를포함하는하드웨어; 및상기하드웨어의자원을가상화하여가상데스크탑에게제공하는하이퍼바이저;를포함한다.
Abstract translation: 这里公开了一种内存中虚拟桌面系统，其将虚拟桌面图像存储在主存储器中，以防止负载集中在盘上，并且使用虚拟桌面图像来操作虚拟桌面。 所公开的系统包括内存中虚拟桌面系统，包括硬件，包括用于存储虚拟桌面图像的主存储器，以及用于虚拟化硬件资源并向虚拟桌面提供虚拟化资源的管理程序。
-
公开(公告)号：KR1020150085309A
公开(公告)日：2015-07-23
申请号：KR1020140005035
申请日：2014-01-15
Applicant: 한국전자통신연구원
CPC classification number: H04L67/10 , G06F9/45533 , G06F9/45558 , G06F2009/4557 , H04L67/42 , G06F15/16
Abstract: 본발명은가상데스크톱서비스에관한것으로, 가상데스크톱서비스이용을위한가상머신을할당받는클라이언트, 상기클라이언트의사용자단말등록정보에따라할당할가상머신의형태를분류하고, 복수의운영서버들중 어느하나의운영서버를선택하여상기가상머신을할당하도록제어하는관리서버, 상기관리서버제어에따라가상머신을상기클라이언트에제공하는상기복수의운영서버, 상기가상머신제공을위한상기클라이언트관련데이터를저장하고상기운영서버들에게제공하는공유스토리지를포함하는것을특징으로하는서버가상머신제공시스템및 서비스방법과이를지원하는서버장치의구성을개시한다.
Abstract translation: 本发明涉及虚拟桌面服务。 本发明公开了一种用于提供服务器虚拟机的系统，服务方法以及服务器装置的配置。 该系统包括：分配有虚拟机以使用虚拟桌面服务的客户机; 管理服务器根据客户端的用户终端注册信息分类要分配的虚拟机的类型，从多个操作服务器中选择一个操作服务器，并控制要分配的虚拟机; 多个操作服务器，根据管理服务器控制向客户端提供虚拟机; 以及共享存储器，存储与客户端相关的数据，用于提供虚拟机并将数据提供给操作服务器。
-
公开(公告)号：KR101507919B1
公开(公告)日：2015-04-07
申请号：KR1020110065680
申请日：2011-07-01
Applicant: 한국전자통신연구원
CPC classification number: G06F9/4445 , G06F9/4451 , G06F9/452 , G06F9/45533
Abstract: 본발명은가상데스크탑서비스를효율적으로제공할수 있는방법및 아키텍처에관한것이다. 본발명에따른가상데스크탑서비스(Virtual Desktop Service)를위한서비스아키텍처는, 인증(Authentication), 가상머신(Virtual Machine)의관리, 서버모니터링및 프로토콜코디네이션(Coordination) 기능을수행하는커넥션브로커(Connection Broker); 요구형(On-Demand) 가상데스크탑서비스를제공하기위하여, 스트리밍형태로소정의시간에특정가상머신으로전달되어상기특정가상머신상에서실행되는소프트웨어리소스를관리하고, 상기관리되는소프트웨어리소스에관한프로비전정보(Provision Information)를상기커넥션브로커의요청에따라제공하는리소스풀(Resource Pool); 및하드웨어리소스를지원하고, 상기사용자단말의소프트웨어가동작되는가상머신들을생성하여가상데스크탑들로써제공하는가상머신인프라스트럭처를포함한다.
-
公开(公告)号：KR101502759B1
公开(公告)日：2015-03-24
申请号：KR1020120032855
申请日：2012-03-30
Applicant: 한국전자통신연구원
IPC: H04L25/02 , H03K19/0175
CPC classification number: G06F17/5059
Abstract: 데이터 송신 장치, 데이터 수신 장치 및 데이터 전송 방법이 개시된다. 본 발명에 따른 데이터 송신 장치, 데이터 수신 장치 및 데이터 전송 방법은 지연 소자를 통한 상태 저장 대신 유한 상태 머신(Finite State Machine; FSM) 로직을 이용함으로써, 요구 신호 및 데이터 신호와 관련한 시간에 대한 가정이 필요없고, 디코더에 클록 신호를 만들어주는 부가 로직이 필요 없어서, 디코더의 회로 구조를 단순화할 수 있다.
-
Patent Agency Ranking
公开(公告)号：KR1020140098919A
公开(公告)日：2014-08-11
申请号：KR1020130011032
申请日：2013-01-31
Applicant: 한국전자통신연구원
CPC classification number: H04L63/102 , G06F9/45558 , G06F9/5027 , G06F2009/45562 , G06F15/16 , G06F9/45533 , G06F21/30
Abstract: A method for providing a virtual machine for a real time virtual desktop service is disclosed. The method for providing a virtual machine for a real time virtual desktop service according to the present invention comprises the following steps: a client part transmits user information to a service gateway; the service gateway searches for access information of a virtual machine corresponding to the user information; the service gateway provides the access information for the client part; the client part accesses a service provider server corresponding to the access information; and the service provider server provides the virtual machine for the client part.
Abstract translation: 公开了一种用于为实时虚拟桌面服务提供虚拟机的方法。 根据本发明的用于为实时虚拟桌面服务提供虚拟机的方法包括以下步骤：客户端部分将用户信息发送到服务网关; 服务网关搜索对应于用户信息的虚拟机的访问信息; 服务网关为客户端部分提供访问信息; 客户端部分访问对应于访问信息的服务提供商服务器; 并且服务提供商服务器为客户端部分提供虚拟机。
-
公开(公告)号：KR1020130007373A
公开(公告)日：2013-01-18
申请号：KR1020110065680
申请日：2011-07-01
Applicant: 한국전자통신연구원
CPC classification number: G06F9/4445 , G06F9/4451 , G06F9/452 , G06F9/45533 , G06F15/16 , G06F15/161 , G06F21/30 , G06F21/31
Abstract: PURPOSE: A method and architecture for a virtual desktop service are provided to generate a VM capable of operating software of a user terminal, thereby providing the VM as a virtual desktop. CONSTITUTION: A connection broker(110) is a software connecting a user terminal to a virtual desktop. A resource pool(120) is delivered to a specific VM by streaming in order to provide an on-demand virtual desktop service, manages software resources executed on the VM, and provides provision information about the software resources on request of the connection broker. A VM infrastructure(130) supports hardware resources, generates the VMs, and provides the same as virtual desktops. [Reference numerals] (110) Connection Broker; (120) Resource pool; (130) Virtual Machine Infrastructure
Abstract translation: 目的：提供用于虚拟桌面服务的方法和架构以生成能够操作用户终端的软件的VM，从而将VM提供为虚拟桌面。 构成：连接代理（110）是将用户终端连接到虚拟桌面的软件。 通过流式传输资源池（120）以提供按需虚拟桌面服务，管理在VM上执行的软件资源，并根据连接代理的请求提供关于软件资源的提供信息。 VM基础架构（130）支持硬件资源，生成虚拟机，并提供与虚拟桌面相同的功能。 （附图标记）（110）连接代理; （120）资源池; （130）虚拟机基础设施
-
公开(公告)号：KR1020120072125A
公开(公告)日：2012-07-03
申请号：KR1020100133934
申请日：2010-12-23
Applicant: 한국전자통신연구원
IPC: H03K5/13 , H03K19/173
CPC classification number: G06F17/5027 , G06F17/5059
Abstract: PURPOSE: A delay circuit and an asynchronous circuit simulation apparatus and method in a FPGA(Field Programmable Gate Array) using the same are provided to form a delay circuit by using a look up table within the FPGA. CONSTITUTION: The asynchronous circuit simulation apparatus in a FPGA(Field Programmable Gate Array)(10) includes a control part(300), a function execution part(200), and a delay circuit(100). A plurality of function execution parts is formed according to a plurality of unit functions included in an asynchronous circuit to be simulated. A plurality of delay circuits corresponding to the function execution parts is formed in a proportional to the number of the function execution parts. The control part transmits an input signal requesting a delayed input signal and unit performance function to the delay circuit and the function execution part.
Abstract translation: 目的：提供使用FPGA的FPGA（现场可编程门阵列）中的延迟电路和异步电路仿真装置和方法，以便通过使用FPGA内的查找表形成延迟电路。 构成：FPGA（现场可编程门阵列）（10）中的异步电路仿真装置包括控制部分（300），功能执行部分（200）和延迟电路（100）。 根据包含在待仿真的异步电路中的多个单元功能，形成多个功能执行部。 与功能执行部分的数量成比例地形成与功能执行部分对应的多个延迟电路。 控制部将延迟输入信号和单位性能函数的输入信号发送到延迟电路和功能执行部。
-
公开(公告)号：KR100934215B1
公开(公告)日：2009-12-29
申请号：KR1020070109206
申请日：2007-10-29
Applicant: 한국전자통신연구원
CPC classification number: G06F9/30003
Abstract: Provided are a microprocessor based on event-processing instruction set and an event-processing method using the same. The microprocessor includes an event register controlling an event according to an event-processing instruction set provided in an instruction set architecture (ISA) and an event controller transmitting externally generated events into the microprocessor. Therefore, the microprocessor may be useful to reduce its unnecessary power consumption by suspending the execution of its program when an instruction decoded to execute the program is an event-processing instruction, and also to cut off its unnecessary power consumption that is caused for an interrupt delay period since the program of the microprocessor may be executed again by immediately re-running the microprocessor with the operation of the event register and the event controller when external events are generated.
Abstract translation: 提供了一种基于事件处理指令集的微处理器和使用该微处理器的事件处理方法。 微处理器包括事件寄存器，事件寄存器根据指令集体系结构（ISA）中提供的事件处理指令集和事件控制器将外部产生的事件传送到微处理器中来控制事件。 因此，当被解码为执行程序的指令是事件处理指令时，微处理器可以通过暂停其程序的执行来减少其不必要的功耗，并且还切断其由于中断而导致的不必要的功耗 由于微处理器的程序可以通过在外部事件产生时通过事件寄存器和事件控制器的操作立即重新运行微处理器而被再次执行。
-
公开(公告)号：KR100791229B1
公开(公告)日：2008-01-03
申请号：KR1020060119056
申请日：2006-11-29
Applicant: 한국전자통신연구원
IPC: H03K5/26
CPC classification number: H04L25/49 , H04L25/0264 , H04L25/4906
Abstract: A low electrostatic powered delay insensitive data transfer apparatus is provided to decrease electrostatic power by encoding data 1 into a 2I current level, a space state into a current level below 0.5I, and data 0 into an I current level in an encoder. A low electrostatic powered delay insensitive data transfer apparatus includes the N number of encoders(301) and decoders(302). The encoder includes a reference current generating unit which generates the currents of I and 2I levels, and a voltage/current converting unit which outputs the current of a '0' level to notify a space state according to a request signal inputted from a data transmitting unit, outputs the current of the I level in case of a data signal '0' in a state in which the request signal is in an active state, and outputs the current of the 2I level in case of the data signal '1'. The decoder includes a threshold current generating unit which generates first and second threshold currents, an input current mirror circuit which differentiates the first and second threshold currents in response to the level of input current inputted from the encoder, and a current/voltage converting unit which detects the differentiated threshold current, recovers a voltage input value, and extracts the data signal and the request signal from the signal of the recovered voltage level.
Abstract translation: 提供了一种低静电动力延迟不敏感数据传输装置，通过将数据1编码为2I电流电平，将空间状态编码为低于0.5I的电流电平，将数据0编码为I电平来降低静电功率。 低静电动力延迟不敏感数据传输装置包括N个编码器（301）和解码器（302）。 编码器包括产生I和2I电平的电流的参考电流产生单元和输出“0”电平的电流以根据从数据发送输入的请求信号通知空间状态的电压/电流转换单元 在请求信号处于活动状态的状态下，在数据信号“0”的情况下输出I电平的电流，并且在数据信号“1”的情况下输出2I电平的电流。 解码器包括产生第一和第二阈值电流的阈值电流产生单元，响应于从编码器输入的输入电流的电平来区分第一和第二阈值电流的输入电流镜电路和电流/电压转换单元， 检测微分阈值电流，恢复电压输入值，并从恢复的电压电平的信号中提取数据信号和请求信号。
-
-
-
-
-
-
-
-
Search Results
49
records
(took 0.099 seconds)
