-
41.发明授权公开(公告)号：US09329610B2
公开(公告)日：2016-05-03
申请号：US13921033
申请日：2013-06-18
Applicant: STMicroelectronics S.r.l.
Inventor： Filippo David , Alessandro Gasparini
Abstract: A biasing circuit for an acoustic transducer is provided with: a voltage-booster stage, which supplies, on a biasing terminal, a boosted voltage for biasing a first terminal of the acoustic transducer; and filtering elements, set between the biasing terminal and the acoustic transducer, for filtering disturbances on the boosted voltage. The biasing circuit is further provided with switches, which can be actuated so as to connect the first terminal to the biasing terminal of the voltage-booster stage, directly during a start-up step of the biasing circuit, and through the filtering elements at the end of the start-up step.
-
42.发明申请SINGLE INDUCTOR DC-DC CONVERTER WITH REGULATED OUTPUT AND ENERGY HARVESTING SYSTEM 有权单电源DC-DC转换器与调节输出和能量采集系统公开(公告)号：US20160099582A1
公开(公告)日：2016-04-07
申请号：US14505029
申请日：2014-10-02
Applicant: STMicroelectronics S.r.l.
Inventor： Stefano Ramorini , Alessandro Gasparini , Alberto Cattani
IPC: H02J7/00
CPC classification number: H02J7/007 , H02J7/0052 , H02J7/345 , H02J2007/0059 , H02M3/158 , H02M2001/009
Abstract: An energy harvesting circuit receives an input voltage from a transducer and uses a single inductor operating in a DC-DC converter charging mode to generate charging current at a first output coupled to an energy storage device where a supply voltage is stored. The energy harvesting circuit further receives the supply voltage from the energy storage device and uses the same single inductor operating in a DC-DC converter regulating mode to generate load current at a second output where a regulated load voltage is provided. The energy harvesting circuit switches between the charging mode and the regulating mode in accordance with a discontinuous mode (DCM) control process.
Abstract translation: 能量收集电路接收来自换能器的输入电压，并使用以DC-DC转换器充电模式工作的单个电感器，在耦合到存储电源电压的能量存储装置的第一输出处产生充电电流。 能量收集电路还从能量存储装置接收电源电压，并且使用以DC-DC转换器调节模式工作的相同的单个电感器，以在提供调节负载电压的第二输出端产生负载电流。 能量收集电路根据不连续模式（DCM）控制过程在充电模式和调节模式之间切换。
-
公开(公告)号：US12267011B2
公开(公告)日：2025-04-01
申请号：US17122132
申请日：2020-12-15
Applicant: STMicroelectronics S.r.l.
Inventor： Alberto Cattani , Stefano Ramorini , Alessandro Gasparini
Abstract: A half bridge converter is controlled by a circuit including a differential circuit receiving a reference signal and a feedback signal which is a function of an output signal from the converter. The half bridge includes hand and low side switches. A comparator generates a PWM signal for controlling the converter as a function of the duty cycle of the PWM signal in response to a signal at an intermediate node between the hand and low side switches and an output of the differential circuit. A gain circuit block coupled between the intermediate node and the input of the comparator applies a ramp signal to the input of the comparator which is a function of the signal at the intermediate node. A variable gain is applied by the gain circuit block in order to keep a constant value for the duty cycle of said PWM signal irrespective of converter operation.
-
公开(公告)号：US12062981B2
公开(公告)日：2024-08-13
申请号：US17569296
申请日：2022-01-05
Applicant: STMicroelectronics S.r.l.
Inventor： Alessandro Gasparini , Alessandro Bertolini , Mauro Leoncini , Massimo Ghioni , Salvatore Levantino
CPC classification number: H02M3/158 , H02M1/0009 , H02M1/0025
Abstract: A time based boost DC-DC converter generates an output voltage using an inductor. A voltage error between the output voltage and a reference voltage is determined and processed in a) an integral control branch which converts the voltage error into an integral control current signal used to control a current controlled oscillator, and b) a proportional branch which converts the voltage error into a proportional control current signal used to control signal a delay line. Current flowing in the inductor is sensed, attenuated and used to apply adjustment to the integral and proportional control current signals. The output from the current controlled oscillator is passed through the delay line and phase detected in order to generate pulse width modulation (PWM) control signaling driving switch operation in the converter.
-
45.发明授权公开(公告)号：US11837953B2
公开(公告)日：2023-12-05
申请号：US17869508
申请日：2022-07-20
Applicant: STMicroelectronics S.r.l.
Inventor： Alessandro Dago , Alessandro Gasparini , Osvaldo Enrico Zambetti , Salvatore Levantino , Massimo Antonio Ghioni
CPC classification number: H02M3/00 , H02M1/007 , H02J2207/20
Abstract: First and second circuit branches are coupled between an input node and ground. Each circuit branch includes a series coupling first-fourth transistors in a current flow path with an output node. A first capacitor is coupled between a first capacitor node and a second capacitor node intermediate the first transistor and the second transistor in the first circuit branch. A second capacitor is coupled between a third capacitor node and a fourth capacitor node intermediate the first transistor and the second transistor in the second circuit branch. An inter-branch circuit block between the first and second branches includes a first inter-branch transistor coupled between the first capacitor node in the first circuit branch and the fourth capacitor node in the second circuit branch and a second inter-branch transistor coupled between the third capacitor node in the second circuit branch and the second capacitor node in the first circuit branch.
-
Patent Agency Ranking
公开(公告)号：US11387735B2
公开(公告)日：2022-07-12
申请号：US17117847
申请日：2020-12-10
Applicant: STMicroelectronics S.r.l.
Inventor： Alberto Cattani , Alessandro Gasparini
Abstract: First and second n-channel FETs are connected in series between first and second terminals with an intermediate switching node. First and second driver circuits drive gates of the first and second n-channel FETs, respectively, in response to drive signals. The first driver circuit does not implement slew-rate control. A first resistor and capacitor are connected in series between the output of the first driver circuit and an intermediate node. A first electronic switch is connected between the intermediate node and the first terminal. A second electronic switch is connected between the intermediate node and the gate terminal of the first n-channel FET. A second resistor and a third electronic switch are connected in series between the gate terminal of the first n-channel FET and the switching node. A control circuit generates the drive signals and a first, second and third control signal for the first, second and third electronic switch.
-
公开(公告)号：US09979302B2
公开(公告)日：2018-05-22
申请号：US15394295
申请日：2016-12-29
Applicant: STMICROELECTRONICS S.R.L.
Inventor： Alberto Cattani , Alessandro Gasparini , Stefano Ramorini
CPC classification number: H02M3/33515 , H02M1/08 , H02M3/335 , H02M2001/0025
Abstract: A control device for a switching power converter having an inductor element, a switch coupled to the inductor element, a storage element coupled to an output on which an output voltage is provided, and a diode element coupled to the storage element. The control device generates a command signal to control the switch and determine storage of energy in the inductor element in a first interval, and transfer of energy onto the storage element through the diode element in a second interval. A voltage shifter module generates a feedback voltage shifted relative to the output voltage. An amplification module has a first input receiving the feedback voltage, a second input receiving the reference voltage, and an output that supplies, as a function of the difference between the feedback and reference voltages, a control signal. A control unit receives the control signal and generates the command signal to control the switch.
-
公开(公告)号：US09954394B2
公开(公告)日：2018-04-24
申请号：US15226473
申请日：2016-08-02
Applicant: STMicroelectronics S.r.l.
Inventor： Stefano Ramorini , Alessandro Gasparini , Alberto Cattani
CPC classification number: H02J15/00 , H02M3/1588 , H02M7/04 , H02M7/217 , H02M2001/0009 , H02N2/181 , Y02B70/1466
Abstract: An energy-scavenging interface includes first and second switches connected in series between an input and reference, and third and fourth switches connected in series between the input and an output. A control circuit closes the first and second switches and opens the third switch for a first time interval to store charge in a storage element. A scaled copy of a peak value of the charging current is obtained. The control circuit then opens the first switch and closes the third and fourth switches to generate an output signal as long as the value in current of the output signal is higher than the value of said scaled copy of the peak value.
-
公开(公告)号：US09604842B2
公开(公告)日：2017-03-28
申请号：US14675230
申请日：2015-03-31
Applicant: STMICROELECTRONICS S.R.L.
CPC classification number: B81B7/008 , B81B3/00 , B81B7/04 , B81B2201/0257 , B81B2207/03 , B81B2207/053 , H04R3/007 , H04R3/12 , H04R19/005 , H04R2201/003
Abstract: A system for driving a MEMS array having a number of MEMS structures, each defining at least one row terminal and one column terminal, envisages: a number of row driving stages, each for supplying row-biasing signals to the row terminal of each MEMS structure associated to a respective row; a number of column driving stages, each for supplying column-biasing signals to the column terminal of each MEMS structure associated to a respective column; and a control unit, for supplying row-address signals to the row driving stages for generation of the row-biasing signals and for supplying column-address signals to the column driving stages for generation of the column-biasing signals. The control unit further supplies row-deactivation and/or column-deactivation signals to one or more of the row and column driving stages, for causing deactivation of one or more rows and/or columns of the MEMS array.
-
50.发明授权公开(公告)号：US09263942B2
公开(公告)日：2016-02-16
申请号：US14036458
申请日：2013-09-25
Applicant: STMicroelectronics S.r.l.
Inventor： Stefano Ramorini , Alessandro Gasparini , Alberto Cattani
CPC classification number: H02M3/155 , F03G5/06 , H01F27/40 , H02M1/32 , H02M1/4208 , H02M3/158 , H02M7/06 , H02M7/068 , H02M7/217 , Y02B70/126
Abstract: An energy-scavenging interface receives an input signal from a transducer and supplies an output signal to a load. A switch is connected between the transducer and a reference node, and a diode is connected between the transducer and the load. A control circuit closes the switch for a time interval to permit energy storage in the transducer. A scale copy of a peak value of stored electric current is obtained. The switch is opened when the time interval elapses and the stored energy exceeds a threshold. The stored energy is then released to supply the load through the diode. The switch remains open as long as the value of current in the output signal exceeds the value of the scaled copy of the peak value.
Abstract translation: 能量清除界面接收来自换能器的输入信号并将输出信号提供给负载。 开关连接在传感器和参考节点之间，二极管连接在传感器和负载之间。 控制电路将开关闭合一段时间间隔，以允许传感器中的能量存储。 获得存储电流的峰值的比例拷贝。 当经过时间间隔并且存储的能量超过阈值时，开关被打开。 然后释放存储的能量以通过二极管提供负载。 只要输出信号中的电流值超过峰值的缩放副本的值，开关就保持打开。
-
-
-
-
-
-
-
-
-
Search Results
51
records
(took 0.035 seconds)
